Cloud native EDA tools & pre-optimized hardware platforms
A large volume of data is required for high performance computing (HPC) workloads in data centers. As a result, enabling data processing between machines and servers across long reach channels at high rates becomes mandatory. SoCs for HPC applications such as data center, networking and AI, must support high throughput and minimum latency with maximum channel insertion loss. Designers can meet such requirements with compliant IP on most advanced FinFET processes.
Attend this Synopsys webinar to learn how to:
Sr. Product Marketing Manager
John Swanson is the Sr. Product Marketing Manager for a portfolio of high-performance computing IP including Ethernet, PCI Express, CXL and CCIX as well as the mathematical and datapath IP. He has been working on System-on-a-Chip technologies and methodologies for over 25 years with Synopsys in a variety of assignments. John has worked in the design, verification, integration, and implementation aspects of complex IP in engineering methodology, and business development and marketing. He is an Honor graduate from DeVry Institute of Technology where he completed his engineering degree with Presidents List honors.
Staff Product Marketing Manager
Priyank Shukla is a Staff Product Marketing Manager for the Synopsys High Speed Serdes IP portfolio. He has broad experience in analog, mixed-signal design with strong focus on high performance compute, mobile and automotive SoCs. Priyank has a US patent on low power RTC design. He received an Electrical Engineering degree from the Indian Institute of Technology-Madras.