- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
Optical Design Solutions
Lighting Simulation Software
Optical Design Software
Automotive Lighting Design Software
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
Platform
Polaris DevSecOps Platform
< Tools & Services
< Tools & Services
< Solutions
< Solutions
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Partners
< Partners
Become a partner
< Software Integrity
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers
< About Us
Careers
Careers
< main menu
DesignWare ARC CryptoPack Option
The DesignWare® ARC® CryptoPack option provides the ability to speed up software encryption implementations by adding custom instructions and registers to the ARC EM processors using the ARC Processor EXtension (APEX) interface. Supported software algorithms include Advanced Encryption Standard (AES), Triple Data Encryption Standard (3DES ), Elliptic Curve Cryptography (ECC), Secure Hash Algorithm with 32-bit words (SHA-256), Cyclic Redundancy Check (CRC) and Rivest-Shamir-Adleman RSA) encryption.
ARC CryptoPack System Block Diagram
DesignWare ARC CryptoPack: Extensions for Cryptographic Software Acceleration Datasheet
Highlights
Products
Downloads and Documentation
- Easy to add option for EM Family of processors
- Area-optimized and performance-optimized versions to scale to system goals
- Up to 25x speedup to perform cryptographic functions
- Supported cryptographic software algorithms
- AES
- 3DES
- ECC
- SHA-256
- CRC
- RSA
| Description: | CryptoPack is a set of APEX based instructions to accelerate software cryptography algorithms on ARC EM processors |
| Name: | dwc_arc_em_cryptopack |
| Version: | 1.01a |
| Product Type: | DesignWare Cores |
| Documentation: | |
| Download: | arc_em_cryptopack |
| Product Code: | B206-0 |