EDA
System
IP
SolvNetPlus
Training & Education
The Synopsys ARConnect option for ARC® EM processors facilitates multicore implementations with configurable hardware for inter-core message passing, interrupt handling, semaphores and debug assistance and enhances the ability of a system to run parallel applications or pipeline stream applications.
Also included with ARConnect is a power domain management (PDM) unit and a power management Unit (PMU) to help control system power consumption. ARConnect is highly configurable and allows for each EM core to have different configurations and run at different frequencies.
Simple integration tests for ARConnect are included with the IP library and it is supported by MQX RTOS.
Highlights & Key Features
- µDMA
- Tightly coupled to the EM core interfaces for low latency, energy efficient DMA transfers
- 1 to 16 independent programmable DMA channels (configurable)
- User-programmable prioritization scheme for all channels
- Concurrent operation with the CPU
- Software and hardware triggered DMA transfers
- Two addressing modes
- Up to 5 data transfer modes (configurable down to 1)
- Internal and external interrupt support
Product Details
Find Your IP
Search for IP
Quickly identify and access the right IP solutions for your project needs.
Foundation IP Selector
Find embedded memory and logic IP for your SoC design.
Non-Volatile Memory IP Selector
Find silicon-proven NVM IP for your SoC design needs.