Cloud native EDA tools & pre-optimized hardware platforms
A clock & delay monitor is a very small piece of IP which can be inserted into silicon without much area overhead. It doesn’t need an accurate high speed reference clock and provides an accurate time delay measurement. It can be used for measuring clock duty cycle, memory access time, delay line characteristics, etc. It has an IEEE 1500/1687 interface for connecting to test fabric.
Figure 1: Block diagram of Synopsys SLM Clock & Delay Monitor (CDM) IP
Figure 2: Operation concept for duty cycle measurement