DesignWare Basic Universal DDR Memory and Protocol Controllers

The DesignWare Basic Universal DDR controllers consist of the Universal DDR Protocol Controller (uPCTL) and the Universal DDR Memory Controller (uMCTL), which support the JEDEC DDR3, DDR2, Mobile DDR, LPDDR2, and LPDDR3 SDRAM standards. For DDR4, LPDDR4 and more advanced features, see the Enhanced Universal DDR Memory Controller (uMCTL2).

The uPCTL serves the memory control needs of applications with simple transactions that do not require an internal scheduler, while the uMCTL accepts memory access requests from up to 16 application-side host ports.

All the Synopsys Universal controllers connect to PHYs via the industry-standard DFI interface, and all their registers may be accessed through industry-standard APB busses.

Read more on the Synopsys blog, "Committed to Memory."

DesignWare Enhanced Universal DDR Memory Controller Datasheet
DesignWare Universal DDR Memory and Protocol Controllers Datasheet

 

Highlights
Products
Downloads and Documentation
  • Select a complete multi-ported enhanced Universal DDR Memory Controller offering up to 16 host ports, or join a third-party scheduler to a single-port Enhanced Universal Memory Controller or Universal Protocol Controller
  • Support for JEDEC standard DDR2, DDR3, LPDDR/Mobile DDR, LPDDR2, and LPDDR3 SDRAMs
  • DFI 2.1 or DFI 3.1 compliant interface to DDR PHY (DFI 3.1 is backward compatible with DFI 2.1)
  • Data rates up to 2133 Mbps in 1:2 frequency ratio, using an 533 MHz controller clock and 1066 MHz memory clock (Dependent on process and PHY chosen)
  • Data rates up to 1600 Mbps in 1:1 frequency ratio, using an 800 MHz controller clock and 800 MHz memory clock (Dependent on process and PHY chosen)
DDR Universal Memory Controller (uMCTL) supporting DDR2, DDR3, Mobile DDR, LPDDR2, and LPDDR3STARs Subscribe
DDR Enhanced Memory Controller (uMCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2STARs Subscribe
DDR Universal Protocol Controller (uPCTL) supporting DDR2, DDR3, Mobile DDR, LPDDR2, and LPDDR3STARs Subscribe
DDR Enhanced Protocol Controller (uPCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2STARs Subscribe

Description: DDR Enhanced Memory Controller (uMCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2
Name: dwc_ddr_umctl2
Version: 3.20a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Toolsets: Qualified Toolsets
Download: DDR-U-MCTL2-MP
Product Code: 9220-0
  
Description: DDR Enhanced Protocol Controller (uPCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2
Name: dwc_ddr_upctl2
Version: 3.20a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Toolsets: Qualified Toolsets
Download: DDR-U-PCTL2
Product Code: B624-0
  
Description: DDR Universal Memory Controller (uMCTL) supporting DDR2, DDR3, Mobile DDR, LPDDR2, and LPDDR3
Name: dwc_ddr_umctl
Version: 2.60a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Toolsets: Qualified Toolsets
Download: DDR-U-MCTL
Product Code: 4721-0
  
Description: DDR Universal Protocol Controller (uPCTL) supporting DDR2, DDR3, Mobile DDR, LPDDR2, and LPDDR3
Name: dwc_ddr_upctl
Version: 2.70a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Toolsets: Qualified Toolsets
Download: DDR-U-PCTL
Product Code: 3850-0