The Synopsys USB 2.0 femtoPHY IP provides designers with a complete physical (PHY) layer IP solution for low-power mobile and consumer applications such as smartphones, tablets, digital TVs, and media players. Offering reduced silicon cost and longer battery life, the Synopsys USB 2.0 femtoPHY IP delivers 50% smaller die area and minimizes active and suspend power consumption.
The Synopsys USB 2.0 femtoPHY supports the USB Type-C specification and implements the USB Battery Charger version 1.2 and USB On-The-Go (OTG) version 2.0 specifications. Architected for the industry’s most advanced 1.8V process technologies, the USB 2.0 femtoPHY is designed to minimize effects due to variations in foundry process, device models, packages, and board parasitics.
The Synopsys USB 2.0 femtoPHY builds on years of customer success with Synopsys’ silicon-proven USB PHY IP product line, which has been ported to over 100 process nodes and configuration combinations ranging from 90-nm to 14/16-nm. When combined with the Synopsys digital controllers and verification IP, the Synopsys USB 2.0 femtoPHY delivers a complete low power and small die area solution for advanced system-on-chip (SoC) designs.
Quickly identify and access the right IP solutions for your project needs.
Find embedded memory and logic IP for your SoC design.
Find silicon-proven NVM IP for your SoC design needs.