Contact Sales
Contact Sales
Our Company
Why Synopsys?

Our Technology, Your Innovation™. Trusted industry leader.

Learn more
Industry
Technology
Automotive Executive Guide: Rethinking Automotive Development

A guide to virtualization in software-defined vehicles for automotive leaders.

Download
By Function
Synopsys.ai
EDA
System
IP
SolvNetPlus SolvNetPlus gives instant access to docs, downloads, training, and self-help support resources online.
Training & Education Synopsys provides training delivered by subject matter experts, offering both public and private courses.
Learn
SNUG
Talk to an Expert

Synopsys provides designers with silicon-proven, configurable Synopsys USB 2.0 Controllers that are compliant with the USB-Implementers Forum (USB-IF) USB 2.0 specifications. The Synopsys digital controllers provide: the lowest gate count; power management optimized with dual power rails; and a ULPI interface for discrete PHYs and UTMI/UTMI+ interface for integrated PHYs. This comprehensive solution includes the USB 2.0 LPM-HSIC, OTG, Host and Device Controllers.

The Synopsys USB 2.0 IP is the most certified IP solution in the industry. With thousands of design wins and billions of silicon-proven units shipped, Synopsys' complete USB IP solution, consisting of digital controllers, PHY and Verification IP, enables designers to lower integration risk and speed time-to-market.

Synopsys optimized the USB 2.0 Controllers for low power, small area and ease-of-integration, such as is required in Internet of Things (IoT) applications.

Highlights & Key Features

Highlights
Datasheets
Highlights + -

  • Configuration options to maximize performance and minimize CPU interrupts
  • Flexible parameters enable easy integration into low and high-latency systems
  • Transfer- or transaction-based processing of USB data based on system requirements
  • Configurable data buffering options to fine-tune performance/ area trade-offs
  • Buffer and descriptor pre-fetching maximizes host throughput
  • Firmware-selectable endpoint configurations enable post-silicon application changes and the flexibility of one-chip design for multiple applications
  • Quality IP is tested through extensive Constrained Random Verification
  • AMBA™ High-Performance Bus (AHB) interface enables rapid integration into ARM-based designs
  • UTMI+ Level 3 enables rapid integration with compatible PHYs
  • Hi-Speed (480 Mbps), Full-Speed (12 Mbps), and Low- Speed (1.5 Mbps) operation is compliant to the USB OTG Supplement
  • The USB 2.0 HS OTG Controller operates as either peripheral or host
  • The Hi-Speed USB EHCI Host Controller is also available
Datasheets + -

Synopsys USB Link Power Management and High Speed Inter-Chip Datasheet

Product Details

Resources

Find Your IP

Search for IP

Quickly identify and access the right IP solutions for your project needs.


Foundation IP Selector

Find embedded memory and logic IP for your SoC design.

Explore

Non-Volatile Memory IP Selector

Find silicon-proven NVM IP for your SoC design needs.

Explore