EDA
System
IP
SolvNetPlus
Training & Education
Synopsys eUSB2 Repeater converts between eUSB2 and USB 2.0 signaling levels. This enables an SoC design with eUSB2 PHY to connect to legacy USB 2.0 products. The Synopsys eUSB2 Repeater is designed for mature process nodes. The eUSB2 Repeater IP can be integrated in PMIC, Audio, Wi-Fi, combo Radio chips or implemented as a standalone (multi-port) repeater chip.
With over 3,000 design wins and over 4 billion silicon-proven units shipped, Synopsys' USB IP solution, consisting of digital controllers, PHYs, IP subsystems, and verification IP, enables designers to lower integration risk and speed time-to-market.
Enabling USB 2.0 in Advanced Process Nodes Using DesignWare eUSB2 IP
Highlights & Key Features
- Designed for mature process nodes, such as 28nm
- Supports the USB 2.0 protocol and High Speed, Full Speed, and Low Speed data rates
- eUSB2 Repeater converts between eUSB2 and USB 2.0 signaling levels
- eUSB2 Repeater enables an SoC design with eUSB2 PHY IP to connect to legacy USB 2.0 products
Find Your IP
Search for IP
Quickly identify and access the right IP solutions for your project needs.
Foundation IP Selector
Find embedded memory and logic IP for your SoC design.
Non-Volatile Memory IP Selector
Find silicon-proven NVM IP for your SoC design needs.