Download Brochure
Contact Us
Contact Us
Contact Us
Contact Sales
  • Company
  • About Us
  • Investor Relations
  • Community
  • Newsroom
  • Resources
  • Careers
Contact Us
All Synopsys
+ Silicon Design & Verification + Silicon IP + Software Integrity + About Us
Support
SolvNetPlus Software Integrity Customer Community
Global Sites
日本語 简体中文 繁體中文 Русский

DesignWare USB 2.0 Digital Controller IP

Synopsys provides designers with silicon-proven, configurable DesignWare® USB 2.0 Controllers that are compliant with the USB-Implementers Forum (USB-IF) USB 2.0 specifications. The DesignWare digital controllers provide: the lowest gate count; power management optimized with dual power rails; and a ULPI interface for discrete PHYs and UTMI/UTMI+ interface for integrated PHYs. This comprehensive solution includes the USB 2.0 LPM-HSIC, OTG, Host and Device Controllers.

The DesignWare USB 2.0 IP is the most certified IP solution in the industry. With thousands of design wins and billions of silicon-proven units shipped, Synopsys' complete USB IP solution, consisting of digital controllers, PHY and Verification IP, enables designers to lower integration risk and speed time-to-market.

Synopsys optimized the USB 2.0 Controllers for low power, small area and ease-of-integration, such as is required in Internet of Things (IoT) applications.

DesignWare IP Prototyping Kit for USB 2.0 HS OTG
DesignWare USB 2.0 Controller IP
DesignWare USB Link Power Management and High Speed Inter-Chip Datasheet

 

Highlights
Products
Downloads and Documentation
  • Configuration options to maximize performance and minimize CPU interrupts
  • Flexible parameters enable easy integration into low and high-latency systems
  • Transfer- or transaction-based processing of USB data based on system requirements
  • Configurable data buffering options to fine-tune performance/ area trade-offs
  • Buffer and descriptor pre-fetching maximizes host throughput
  • Firmware-selectable endpoint configurations enable post-silicon application changes and the flexibility of one-chip design for multiple applications
  • Quality IP is tested through extensive Constrained Random Verification
  • AMBA™ High-Performance Bus (AHB) interface enables rapid integration into ARM-based designs
  • UTMI+ Level 3 enables rapid integration with compatible PHYs
  • Hi-Speed (480 Mbps), Full-Speed (12 Mbps), and Low- Speed (1.5 Mbps) operation is compliant to the USB OTG Supplement
  • The USB 2.0 HS OTG Controller operates as either peripheral or host
  • The Hi-Speed USB EHCI Host Controller is also available
USB 2.0 Device ControllerSTARs Subscribe
USB 2.0 Device Controller version 4 with Active Clock Gating to save active powerSTARs Subscribe
USB 2.0 Host Controller Subsystem w/ PCI-AHB Interface Supporting HSICSTARs Subscribe
USB 2.0 Hi-Speed OTG Controller Subsystem w/AHB Interface Supporting HSIC (config. as Device only or Full Speed only)STARs Subscribe
USB 2.0 Hi-Speed OTG Controller version 4 with Active Clock Gating to save active powerSTARs Subscribe
USB LPM-HSIC PHY - TSMC 65LPSTARs Subscribe

Description: USB 2.0 Device Controller
Name: dwc_usb2_device
Version: 4.20a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Toolsets: Qualified Toolsets
Download: dw_iip_DWC_usb2_device
Product Code: B535-0
  
Description: USB 2.0 Device Controller version 4 with Active Clock Gating to save active power
Name: dwc_usb_2_0_device_v4
Version: 4.20a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Toolsets: Qualified Toolsets
Download: dw_iip_DWC_usb2_device
Product Code: B854-0, B855-0, B856-0, C436-0
  
Description: USB 2.0 Hi-Speed OTG Controller Subsystem w/AHB Interface Supporting HSIC (config. as Device only or Full Speed only)
Name: dwc_usb_2_0_hs_otg_subsystem-ahb
Version: 4.20a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Toolsets: Qualified Toolsets
Download: dw_iip_DWC_otg
Product Code: 3884-0
  
Description: USB 2.0 Hi-Speed OTG Controller version 4 with Active Clock Gating to save active power
Name: dwc_usb_2_0_hs_otg_v4
Version: 4.20a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Toolsets: Qualified Toolsets
Download: dw_iip_DWC_otg
Product Code: C435-0
  
Description: USB 2.0 Host Controller Subsystem w/ PCI-AHB Interface Supporting HSIC
Name: dwc_usb_2_0_host_subsystem-pci-ahb
Version: 3.00a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Toolsets: Qualified Toolsets
Download: USB2-Host_Sub-PCI_AHB
Product Code: 3520-0
  
Description: USB LPM-HSIC PHY - TSMC 65LP
Name: dwc_usb_lpm-hsic_phy-tsmc_65lp
Version: 1.2a
STARs: Open and/or Closed STARs
myDesignWare: Subscribe for Notifications
Product Type: DesignWare Cores
Documentation:
Download: USB-LPM-HSIC-PHY_TSMC_65LP
Product Code: 4696-0

Language

日本語

Search Tools
🔍
Analog IP Selector Memory & Logic IP Selector
More IP Resources