- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Solutions
< Solutions
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers
< About Us
Careers
Careers
< main menu
DesignWare USB 2.0 Digital Controller IP
Synopsys provides designers with silicon-proven, configurable DesignWare® USB 2.0 Controllers that are compliant with the USB-Implementers Forum (USB-IF) USB 2.0 specifications. The DesignWare digital controllers provide: the lowest gate count; power management optimized with dual power rails; and a ULPI interface for discrete PHYs and UTMI/UTMI+ interface for integrated PHYs. This comprehensive solution includes the USB 2.0 LPM-HSIC, OTG, Host and Device Controllers.
The DesignWare USB 2.0 IP is the most certified IP solution in the industry. With thousands of design wins and billions of silicon-proven units shipped, Synopsys' complete USB IP solution, consisting of digital controllers, PHY and Verification IP, enables designers to lower integration risk and speed time-to-market.
Synopsys optimized the USB 2.0 Controllers for low power, small area and ease-of-integration, such as is required in Internet of Things (IoT) applications.
DesignWare IP Prototyping Kit for USB 2.0 HS OTG DesignWare USB 2.0 Controller IP DesignWare USB Link Power Management and High Speed Inter-Chip Datasheet
Highlights
Products
Downloads and Documentation
- Configuration options to maximize performance and minimize CPU interrupts
- Flexible parameters enable easy integration into low and high-latency systems
- Transfer- or transaction-based processing of USB data based on system requirements
- Configurable data buffering options to fine-tune performance/ area trade-offs
- Buffer and descriptor pre-fetching maximizes host throughput
- Firmware-selectable endpoint configurations enable post-silicon application changes and the flexibility of one-chip design for multiple applications
- Quality IP is tested through extensive Constrained Random Verification
- AMBA™ High-Performance Bus (AHB) interface enables rapid integration into ARM-based designs
- UTMI+ Level 3 enables rapid integration with compatible PHYs
- Hi-Speed (480 Mbps), Full-Speed (12 Mbps), and Low- Speed (1.5 Mbps) operation is compliant to the USB OTG Supplement
- The USB 2.0 HS OTG Controller operates as either peripheral or host
- The Hi-Speed USB EHCI Host Controller is also available
| USB 2.0 Device Controller | STARs | Subscribe |
| USB 2.0 Device Controller version 4 with Active Clock Gating to save active power | STARs | Subscribe |
| USB 2.0 Host Controller Subsystem w/ PCI-AHB Interface Supporting HSIC | STARs | Subscribe |
| USB 2.0 Hi-Speed OTG Controller Subsystem w/AHB Interface Supporting HSIC (config. as Device only or Full Speed only) | STARs | Subscribe |
| USB 2.0 Hi-Speed OTG Controller version 4 with Active Clock Gating to save active power | STARs | Subscribe |
| USB LPM-HSIC PHY - TSMC 65LP | STARs | Subscribe |
| Description: | USB 2.0 Device Controller |
| Name: | dwc_usb2_device |
| Version: | 4.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks Designware Cores USB 2.0 Device Controller Databook (4.20a) ( PDF ) Designware Cores USB 2.0 Device Controller Databook - with Change Bars (4.20a) ( PDF ) Datasheet DesignWare USB 2.0 Controller IP ( PDF ) Installation Guide Designware Cores USB 2.0 Device Controller Installation Guide (4.20a) ( PDF ) Programming Guides Designware Cores USB 2.0 Device Controller Programming Guide (4.20a) ( PDF ) Designware Cores USB 2.0 Device Controller Programming Guide - with Change Bars … ( PDF ) Release Notes Designware Cores USB 2.0 Device Controller Release Notes (4.20a) ( PDF ) User Guides Designware Cores USB 2.0 Device Controller User Guide (4.20a) ( PDF ) Designware Cores USB 2.0 Device Controller User Guide - with Change Bars (4.20a) ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | dw_iip_DWC_usb2_device |
| Product Code: | B535-0 |
| Description: | USB 2.0 Device Controller version 4 with Active Clock Gating to save active power |
| Name: | dwc_usb_2_0_device_v4 |
| Version: | 4.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks Designware Cores USB 2.0 Device Controller Databook (4.20a) ( PDF ) Designware Cores USB 2.0 Device Controller Databook - with Change Bars (4.20a) ( PDF ) Datasheet DesignWare USB 2.0 Controller IP ( PDF ) Installation Guide Designware Cores USB 2.0 Device Controller Installation Guide (4.20a) ( PDF ) Programming Guides Designware Cores USB 2.0 Device Controller Programming Guide (4.20a) ( PDF ) Designware Cores USB 2.0 Device Controller Programming Guide - with Change Bars … ( PDF ) Release Notes Designware Cores USB 2.0 Device Controller Release Notes (4.20a) ( PDF ) User Guides Designware Cores USB 2.0 Device Controller User Guide (4.20a) ( PDF ) Designware Cores USB 2.0 Device Controller User Guide - with Change Bars (4.20a) ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | dw_iip_DWC_usb2_device |
| Product Code: | B854-0, B855-0, B856-0, C436-0 |
| Description: | USB 2.0 Hi-Speed OTG Controller Subsystem w/AHB Interface Supporting HSIC (config. as Device only or Full Speed only) |
| Name: | dwc_usb_2_0_hs_otg_subsystem-ahb |
| Version: | 4.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Integrating USB 2.0 Hi-Speed On-The-Go Controller and USB 2.0 femtoPHY Application Note ( PDF ) Databooks DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Databook ( PDF ) DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Databook with Change Bars ( PDF ) Datasheet DesignWare USB 2.0 Controller IP ( PDF ) Doc Overview DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Documentation Overview ( PDF ) Installation Guide DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Installation Guide ( PDF ) Release Notes DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Release Notes ( PDF ) Success Stories ChipWrights achieves first-pass silicon success and meets aggressive schedule with … ( PDF ) Combination of Tools, IP and Services Help Teradici Achieve First Silicon Success ( PDF ) DesignWare Hi-Speed USB 2.0 OTG PHY and Controller IP Shortens austriamicrosystems … ( PDF ) High Quality IP Saves Open-Silicon Three Months on Schedule ( PDF ) User Guides DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Programmer's Guide ( PDF ) DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Programmer's Guide with … ( PDF ) DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) User Guide ( PDF ) DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) User Guide with Change Bars ( PDF ) White Paper Shrinking SoC Design Cycles Using DesignWare Intellectual Property ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | dw_iip_DWC_otg |
| Product Code: | 3884-0 |
| Description: | USB 2.0 Hi-Speed OTG Controller version 4 with Active Clock Gating to save active power |
| Name: | dwc_usb_2_0_hs_otg_v4 |
| Version: | 4.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Integrating USB 2.0 Hi-Speed On-The-Go Controller and USB 2.0 femtoPHY Application Note ( PDF ) Databooks DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Databook ( PDF ) DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Databook with Change Bars ( PDF ) Datasheet DesignWare USB 2.0 Controller IP ( PDF ) Doc Overview DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Documentation Overview ( PDF ) Installation Guide DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Installation Guide ( PDF ) Release Notes DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Release Notes ( PDF ) User Guides DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Programmer's Guide ( PDF ) DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) Programmer's Guide with … ( PDF ) DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) User Guide ( PDF ) DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG) User Guide with Change Bars ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | dw_iip_DWC_otg |
| Product Code: | C435-0 |
| Description: | USB 2.0 Host Controller Subsystem w/ PCI-AHB Interface Supporting HSIC |
| Name: | dwc_usb_2_0_host_subsystem-pci-ahb |
| Version: | 3.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores USB 1.1 OHCI Host Controller Family Databook ( PDF ) DesignWare Cores USB 2.0 Host-AHB Controller Databook ( PDF ) DesignWare Cores USB 2.0 Host-AHB/PCI-AHB Controllers STAR Report ( PDF ) Datasheet DesignWare USB 2.0 Controller IP ( PDF ) Doc Overview DesignWare Cores USB 2.0 Host-AHB Controller Documentation Overview ( PDF ) Installation Guide DesignWare Cores USB 2.0 Host-AHB Controller Installation Guide ( PDF ) Reference Manual DesignWare Cores USB 2.0 Host-AHB Controller Test Environment Databook ( PDF ) Release Notes DesignWare Cores USB 2.0 Host-AHB Controller Release Notes ( PDF ) User Guide DesignWare Cores USB 2.0 Host-AHB Controller User Guide ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | USB2-Host_Sub-PCI_AHB |
| Product Code: | 3520-0 |
| Description: | USB LPM-HSIC PHY - TSMC 65LP |
| Name: | dwc_usb_lpm-hsic_phy-tsmc_65lp |
| Version: | 1.2a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | |
| Download: | USB-LPM-HSIC-PHY_TSMC_65LP |
| Product Code: | 4696-0 |