Synopsys 112G LR-Max PHY
Using leading-edge analog mixed-signal design and advanced digital signal processing technologies, the 112G LR-Max PHY IP provides additional margins to the CEI-112G LR specification and provides three orders of magnitude better bit error rate compared to the spec for 45dB channels.
Synopsys 112G LR PHY
The power efficient PHY offers orders of magnitude better BER performance for Long Reach chip to chip channels with two connecters and multiple media. The PHYs’ flexible layout maximizes bandwidth per die-edge by allowing the placement of square macros in a multi-row structure and along all edges of the die. Support for the Pulse-Amplitude Modulation 4-Level (PAM-4), Non- Return-to-Zero (NRZ) signaling, and independent, per-lane data rates allows ultimate flexibility to address a broad range of protocols and applications.
Synopsys 112G VSR PHY
Architected for very short reach chip-to-chip or chip-to-module electrical channels, the ultra-low power 112G VSR PHY enables power efficient pluggable and near packaged 400GbE/800GbE electro-optical interfaces. Combined with Synopsys' routing feasibility study, packages substrate guidelines, signal and power integrity models, and thorough crosstalk analysis, Synopsys provides a comprehensive 112G Ethernet PHY IP products for fast and reliable SoC integration.
Quickly identify and access the right IP solutions for your project needs.
Find embedded memory and logic IP for your SoC design.
Find silicon-proven NVM IP for your SoC design needs.