Highlights
- Native SystemVerilog/Verilog with UVM
- Runs natively on all major simulators
- Reference Verification Platform
- Built-in verification plan and coverage
- Verdi® protocol aware debug
- Debug port for transaction tracking on waveforms
Synopsys VC Verification IP for Arm® AMBA® AXI4-Stream™ provides a comprehensive set of protocol, methodology, verification, and productivity features, enabling users to achieve accelerated verification closure of Arm AMBA-based designs supporting AXI4-Stream.
AXI Interconnect Test Suites Available