- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
Optical Design Solutions
Lighting Simulation Software
Optical Design Software
Automotive Lighting Design Software
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Solutions
< Solutions
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Partners
< Partners
Become a partner
< Software Integrity
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers
< About Us
Careers
Careers
< main menu
DesignWare USB 3.0 Digital Controller IP
Synopsys provides designers with silicon-proven, configurable DesignWare® USB 3.0 Controllers that are compliant with the USB-Implementers Forum (USB-IF) USB 3.0 specification. The DesignWare USB 3.0 controllers provide the lowest possible gate count, efficient power management optimized with dual power rails, and USB 3.0 PIPE and USB 2.0 UTMI/UTMI+ interfaces for PHYs. This comprehensive solution also includes support for Dual Role Device (DRD), xHCI Host, Device, and Hub Controllers and SuperSpeed InterChip (SSIC), High Speed InterChip (HSIC), and OTG 2.0 features.
DesignWare USB 3.0 Controller IP offers the flexibility required for high-volume, fast turnaround consumer applications. Configuration options maximize SoC design performance and minimize CPU interrupts, while flexible parameters enable easy integration into low- and high-latency systems.
DesignWare USB Controller IP has shipped in over one billion units for leading electronics companies worldwide. Using DesignWare USB IP significantly reduces development time and engineering risk, bringing USB-based SoCs to market faster.
DesignWare USB IP is the most certified IP solution in the industry. With over 3,000 design wins, Synopsys' complete USB IP solution--consisting of controllers, PHYs, verification IP, drivers, and IP prototypes--enables designers to lower integration risk and speed time-to-market.
USB 3.0 University
If you are new to designing with USB, or looking for tips on implementing USB 3.0 IP, Synopsys' USB 3.0 University has a session for you. From a basic USB overview, to implementing USB on FPGAs, to top-level synthesis, you'll find the information you need in this instructional video series.
DesignWare SuperSpeed USB 3.0 Complete Solution
Highlights
Products
Downloads and Documentation
- Supports SuperSpeed USB power savings modes, Uniform Power Format (UPF) and dual power rails
- Lowers overall system power by design
- Configurable data buffering options to fine-tune performance/area trade-offs
- Host supports SuperSpeed, High-Speed, Full-Speed, and Low-Speed operation
- Host Controller compatible with common operating systems that support the xHCI standard, such as Windows 8 and Linux
- Device supports SuperSpeed, High-Speed, and Full-Speed operation
- DRD supports either Host or Device operation
| Soft Deliverable, IP Prototyping Kit for DWC USB 3.0 Dev Controller on HAPS-80, PCIe connection for PC | STARs | Subscribe |
| SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC | STARs | Subscribe |
| SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC | STARs | Subscribe |
| SuperSpeed USB 3.0 Host Controller Supporting SSIC and HSIC | STARs | Subscribe |
| SuperSpeed USB 3.0 Hub Controller | STARs | Subscribe |
| Description: | Soft Deliverable, IP Prototyping Kit for DWC USB 3.0 Dev Controller on HAPS-80, PCIe connection for PC |
| Name: | dwcipk_80_usb30device_ssphy_pcie |
| Version: | 3.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: | |
| Download: | ipk_80_USB3-DEV-SSPHY |
| Product Code: | C367-0 |
| Description: | SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC |
| Name: | dwc_usb_3_0_device |
| Version: | 3.30b |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores USB 3.0 PHY-Controller Integration Guide ( PDF ) Designware Cores SuperSpeed USB 3.0 Controller Synthesis and CTS Application Note ( PDF ) Setting Global Bus Configuration Registers ( PDF ) Complete Solution Datasheet DesignWare SuperSpeed USB 3.0 Complete Solution ( PDF ) Databooks Designware Cores SuperSpeed USB 3.0 Controller Databook ( PDF ) Designware Cores SuperSpeed USB 3.0 Controller Databook - with Change Bars ( PDF ) Datasheets DesignWare IP Prototyping Kits for USB 3.0 Host and Device ( PDF ) DesignWare IP Prototyping Kits for USB 3.1 Host and Device ( PDF ) DesignWare SuperSpeed USB 3.1 IP Solution ( PDF ) Doc Overview Designware Cores SuperSpeed USB 3.0 Controller Documentation Overview ( PDF ) Installation Guide DesignWare Cores SuperSpeed USB 3.0 Controller Installation Guide ( PDF ) Programming Guides Designware Cores SuperSpeed USB 3.0 Controller Programming Guide ( PDF ) Designware Cores SuperSpeed USB 3.0 Controller Programming Guide - with Change Bars ( PDF ) Release Notes Designware Cores SuperSpeed USB 3.0 Controller Release Notes ( PDF ) Success Stories DisplayLink Achieves First-Pass Silicon Success with DesignWare USB 3.0 IP ( PDF ) First-Pass Silicon Success for Myriad 2 Vision Processing Unit with DesignWare USB 3.0, … ( PDF ) Fujitsu Semiconductor Selects DesignWare DigRFv4 M-PHY and DigRF 3G PHY IP for … ( PDF ) Realtek Achieves First Silicon Success for Industry's First Certified USB 3.0 Card Reader … ( PDF ) Training Videos Clock Constraints ( PDF ) Clock Diagrams ( PDF ) Clocks Overview ( PDF ) Clocks in Power Management ( PDF ) Configuration Parameters Impacting Clocks ( PDF ) Configuring Advanced Parameters in DWC_usb3 Device Mode ( PDF ) Configuring Basic Parameters in DWC_usb3 Device Mode ( PDF ) Configuring DWC_usb3 Controller as a Device - Introduction ( PDF ) Configuring DWC_usb3 Controller as a Device - Summary ( PDF ) Configuring DWC_usb3 Controller as a Device - v3.00a (58.64) ( PDF ) Configuring DWC_usb3 for an Example Application ( PDF ) Configuring Device Parameters ( PDF ) Configuring PHY Parameters in DWC_usb3 Device Mode ( PDF ) Creating RTL for DWC_usb3 Device ( PDF ) DWC_usb3 Controller Clocks and Clock Synthesis - Introduction ( PDF ) DWC_usb3 Controller Clocks and Clock Synthesis - Summary ( PDF ) DWC_usb3 Controller Clocks and Clock Synthesis - v3.00a (34:54) ( PDF ) Example Timing Diagrams ( PDF ) Generated Clocks ( PDF ) Hibernation ( PDF ) Implementing Hibernation ( PDF ) Managing Power in DWC_usb3 - Introduction ( PDF ) Managing Power in DWC_usb3 - Overview ( PDF ) Managing Power in DWC_usb3 - Summary ( PDF ) Managing Power in DWC_usb3 - v2.80a (45:38) ( PDF ) User Guide Designware Cores SuperSpeed USB 3.0 Controller User Guide ( PDF ) White Papers Debugging SuperSpeed USB Software Using Virtual Prototypes ( PDF ) USB 3.2: A USB Type-C Challenge for SoC Designers ( PDF ) USB 3.2: The Latest USB Type-C Challenge for SoC Designers ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | USB3-Device-AHB |
| Product Code: | 6793-0 |
| Description: | SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC |
| Name: | dwc_usb_3_0_drd |
| Version: | 3.30b |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores USB 3.0 PHY-Controller Integration Guide ( PDF ) Designware Cores SuperSpeed USB 3.0 Controller Synthesis and CTS Application Note ( PDF ) Setting Global Bus Configuration Registers ( PDF ) Complete Solution Datasheet DesignWare SuperSpeed USB 3.0 Complete Solution ( PDF ) Databooks Designware Cores SuperSpeed USB 3.0 Controller Databook ( PDF ) Designware Cores SuperSpeed USB 3.0 Controller Databook - with Change Bars ( PDF ) Datasheets DesignWare IP Prototyping Kits for USB 3.0 Host and Device ( PDF ) DesignWare IP Prototyping Kits for USB 3.1 Host and Device ( PDF ) DesignWare SuperSpeed USB 3.1 IP Solution ( PDF ) Doc Overview Designware Cores SuperSpeed USB 3.0 Controller Documentation Overview ( PDF ) Installation Guide DesignWare Cores SuperSpeed USB 3.0 Controller Installation Guide ( PDF ) Programming Guides Designware Cores SuperSpeed USB 3.0 Controller Programming Guide ( PDF ) Designware Cores SuperSpeed USB 3.0 Controller Programming Guide - with Change Bars ( PDF ) Release Notes Designware Cores SuperSpeed USB 3.0 Controller Release Notes ( PDF ) Success Story First-Pass Silicon Success for Myriad 2 Vision Processing Unit with DesignWare USB 3.0, … ( PDF ) Training Videos Clock Constraints ( PDF ) Clock Diagrams ( PDF ) Clocks Overview ( PDF ) Clocks in Power Management ( PDF ) Configuration Parameters Impacting Clocks ( PDF ) DWC_usb3 Controller Clocks and Clock Synthesis - Introduction ( PDF ) DWC_usb3 Controller Clocks and Clock Synthesis - Summary ( PDF ) DWC_usb3 Controller Clocks and Clock Synthesis - v3.00a (34:54) ( PDF ) Example Timing Diagrams ( PDF ) Generated Clocks ( PDF ) Hibernation ( PDF ) Implementing Hibernation ( PDF ) Managing Power in DWC_usb3 - Introduction ( PDF ) Managing Power in DWC_usb3 - Overview ( PDF ) Managing Power in DWC_usb3 - Summary ( PDF ) Managing Power in DWC_usb3 - v2.80a (45:38) ( PDF ) User Guide Designware Cores SuperSpeed USB 3.0 Controller User Guide ( PDF ) White Papers USB 3.2: A USB Type-C Challenge for SoC Designers ( PDF ) USB 3.2: The Latest USB Type-C Challenge for SoC Designers ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | USB3-Device-AHB |
| Product Code: | 7567-0 |
| Description: | SuperSpeed USB 3.0 Host Controller Supporting SSIC and HSIC |
| Name: | dwc_usb_3_0_host |
| Version: | 3.30b |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores USB 3.0 PHY-Controller Integration Guide ( PDF ) Designware Cores SuperSpeed USB 3.0 Controller Synthesis and CTS Application Note ( PDF ) Setting Global Bus Configuration Registers ( PDF ) Complete Solution Datasheet DesignWare SuperSpeed USB 3.0 Complete Solution ( PDF ) Databooks Designware Cores SuperSpeed USB 3.0 Host Controller Databook ( PDF ) Designware Cores SuperSpeed USB 3.0 Host Controller Databook - with Change Bars ( PDF ) Datasheet DesignWare SuperSpeed USB 3.1 IP Solution ( PDF ) Doc Overview Designware Cores SuperSpeed USB 3.0 Controller Documentation Overview ( PDF ) Installation Guide DesignWare Cores SuperSpeed USB 3.0 Controller Installation Guide ( PDF ) Programming Guides Designware Cores SuperSpeed USB 3.0 Host Controller Programming Guide ( PDF ) Designware Cores SuperSpeed USB 3.0 Host Controller Programming Guide - with … ( PDF ) Release Notes Designware Cores SuperSpeed USB 3.0 Controller Release Notes ( PDF ) Success Story First-Pass Silicon Success for Myriad 2 Vision Processing Unit with DesignWare USB 3.0, … ( PDF ) Training Videos Clock Constraints ( PDF ) Clock Diagrams ( PDF ) Clocks Overview ( PDF ) Clocks in Power Management ( PDF ) Configuration Parameters Impacting Clocks ( PDF ) Configuring Advanced Parameters for DWC_usb3 Host ( PDF ) Configuring Basic Parameters for DWC_usb3 Host ( PDF ) Configuring DWC_usb3 Controller as a Host - Introduction ( PDF ) Configuring DWC_usb3 Controller as a Host - Summary ( PDF ) Configuring DWC_usb3 Controller as a Host - v2.80a (44:24) ( PDF ) Configuring Host Parameters ( PDF ) Configuring PHY Parameters for DWC_usb3 Host ( PDF ) Creating RTL for DWC_usb3 Host ( PDF ) DWC_usb3 Controller Clocks and Clock Synthesis - Introduction ( PDF ) DWC_usb3 Controller Clocks and Clock Synthesis - Summary ( PDF ) DWC_usb3 Controller Clocks and Clock Synthesis - v3.00a (34:54) ( PDF ) Example Timing Diagrams ( PDF ) Generated Clocks ( PDF ) Hibernation ( PDF ) Implementing Hibernation ( PDF ) Managing Power in DWC_usb3 - Introduction ( PDF ) Managing Power in DWC_usb3 - Overview ( PDF ) Managing Power in DWC_usb3 - Summary ( PDF ) Managing Power in DWC_usb3 - v2.80a (45:38) ( PDF ) User Guide Designware Cores SuperSpeed USB 3.0 xHCI Host Controller User Guide ( PDF ) White Papers USB 3.2: A USB Type-C Challenge for SoC Designers ( PDF ) USB 3.2: The Latest USB Type-C Challenge for SoC Designers ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | USB3-Device-AHB |
| Product Code: | 6897-0 |
| Description: | SuperSpeed USB 3.0 Hub Controller |
| Name: | dwc_usb_3_0_hub |
| Version: | 3.30b |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Complete Solution Datasheet DesignWare SuperSpeed USB 3.0 Complete Solution ( PDF ) Databooks Designware Cores SuperSpeed USB 3.0 Controller Databook ( PDF ) Designware Cores SuperSpeed USB 3.0 Controller Databook - with Change Bars ( PDF ) Datasheet DesignWare SuperSpeed USB 3.1 IP Solution ( PDF ) Doc Overview Designware Cores SuperSpeed USB 3.0 Controller Documentation Overview ( PDF ) Installation Guide DesignWare Cores SuperSpeed USB 3.0 Controller Installation Guide ( PDF ) Programming Guides Designware Cores SuperSpeed USB 3.0 Controller Programming Guide ( PDF ) Designware Cores SuperSpeed USB 3.0 Controller Programming Guide - with Change Bars ( PDF ) Release Notes Designware Cores SuperSpeed USB 3.0 Controller Release Notes ( PDF ) User Guide Designware Cores SuperSpeed USB 3.0 Controller User Guide ( PDF ) White Papers USB 3.2: A USB Type-C Challenge for SoC Designers ( PDF ) USB 3.2: The Latest USB Type-C Challenge for SoC Designers ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | USB3-Device-AHB |