The Synopsys Universal Asynchronous Receiver and Transmitter (UART) is compliant to industry standard 16C450, 16C550, 16C650 or 16C750 UARTs and is available in numerous variations to best match the required application. The Synopsys UART has an AMBA® APB bus interface and optionally a DMA interface to off-load the central processing unit.
The available features of the Synopsys UART are completely software programmable via control registers, including enabling of receive and transmit FIFOs, automatic hardware flow control, fractional clock pre-scaling, automatic baud-rate detection, infrared encoding/decoding, and 9-bit multiprocessor/ multi-drop mode.
The Synopsys UART provides DMA mode data transfers through FIFO trigger levels and receive- and transmit-ready signals. Optionally, a FIFO-level interface and a DMA interface are available. On-board status registers provide the user with error indications, operational status, and modem interface control. System interrupts can be individually enabled/ disabled to meet user requirements. An internal loop-back capability allows on-chip diagnostics.