Contact Sales
Contact Sales
Our Company
Why Synopsys?

Our Technology, Your Innovation™. Trusted industry leader.

Learn more
Industry
Technology
Automotive Executive Guide: Rethinking Automotive Development

A guide to virtualization in software-defined vehicles for automotive leaders.

Download
By Function
Synopsys.ai
EDA
System
IP
SolvNetPlus SolvNetPlus gives instant access to docs, downloads, training, and self-help support resources online.
Training & Education Synopsys provides training delivered by subject matter experts, offering both public and private courses.
Learn
SNUG
Talk to an Expert

The Synopsys General Purpose Timer provides a complete and flexible solution and is software programmable to adapt to your application needs. Its features include capture inputs, match registers and external match pins.

The Synopsys General Purpose Timer has an AMBA® APB bus interface and includes a clock prescaler for external high-frequency sources.

The device works with two fully independent clocks: the APB bus clock for accessing control and status registers and a separate timer clock for the main timer function, so the APB bus clock may be switched off while the timer remains active. The interrupt generation is active even if the APB clock is stopped. These features make the Synopsys General Purpose Timer a perfect fit in low power systems.

Highlights & Key Features

Highlights
Highlights + -

  • Key Benefits
    • Low Power friendly implementation
    • Low level device driver included
    • Industry standard interfaces (AMBA® APB)
    • Area efficient solution
  • General Purpose Timer Supported Features:
    • AMBA APB interface
    • Clock prescaler for external high frequency sources (creating a 64-bit programmable counter value)
    • Two fully independent clock domains
      • apb_clk domain for accessing control and status registers
      • timer_clk domain for the timer/counter function
    • Up to four match registers, with
      • Continuous operation with optional interrupt generation on match
      • Stop on match with or without interrupt generation
      • Reset on match with or without interrupt generation
    • Up to four external match notification pins with the following features:
      • Set low on match
      • Set high on match
      • Toggle on match
      • No action on match
    • Up to four capture registers and capture trigger pins with optional interrupt generation on a capture event
    • Interrupt generation active even if the APB clock is switched off
    • Reset synchronization circuit
    • Power saving features
      • APB clock may be switched off
      • Timer enable/disable under software and hardware control
  • Sample Applications:
    • General Purpose: General Purpose timer (e.g. for software time functions)
    • Interval: Interval timer for counting internal/external events
    • PWD: Pulse Width Demodulator via capture inputs
    • PWM: Pulse Width Modulator via match outputs

    • Resources

    Find Your IP

    Search for IP

    Quickly identify and access the right IP solutions for your project needs.


    Foundation IP Selector

    Find embedded memory and logic IP for your SoC design.

    Explore

    Non-Volatile Memory IP Selector

    Find silicon-proven NVM IP for your SoC design needs.

    Explore