EDA
System
IP
SolvNetPlus
Training & Education
The Synopsys Universal Asynchronous Receiver and Transmitter (UART) IP is a highly configurable hardware module designed for reliable and flexible serial communication in a wide range of applications such as high-performance computing (HPC), datacenters, servers, industrial systems, smart home devices, PCs and automotive electronics. It supports industry-standard UART protocols, making it easy to integrate into various systems like SoCs or FPGAs.
The Synopsys UART IP is compatible with popular UART standards such as 16C450, 16C550, 16C650, and 16C750, ensuring industry-wide interoperability. Designed for versatility, it features an AMBA® APB bus interface and offers optional DMA support to optimize data transfer and reduce CPU overhead. All functionality is software-programmable through dedicated control registers. Users can enable or configure features such as receive/transmit FIFOs, hardware flow control, fractional clock scaling, infrared encoding/decoding, and advanced communication modes like 9-bit multiprocessor/multidrop operation.
With support for DMA mode, the Synopsys UART IP can efficiently manage data transfers using configurable FIFO trigger levels and ready signals. Status registers provide real-time updates on errors, operational states, and modem interface controls. The solution also includes loop-back capability for on-chip diagnostics and individually controlled system interrupts for tailored operation.
Synopsys UART IP Block Diagram
Highlights & Key Features
- Conforms to AMBA APB2/3/4 interface specifications
- DMA handshaking interface for efficient data transfer
- Supports two independent clock domains for APB bus and UART logic
- Break character transmission and reception
- Configurable 9-bit serial data mode and multiprocessor communication
- Automatic hardware CTS/RTS flow control and full modem interface signals (CTS, RTS, DSR, DTR, RI, DCD)
- Integrated IrDA encoder/decoder
- Flexible clock dividers for standard and non-standard baud rates
- Asynchronous wake-up interrupt support
- Standard asynchronous error and framing bits
- Programmable character properties (5, 6, 7, or 8 bits; even, odd, or no parity; 1, 1.5, or 2 stop bits)
- Independently controlled interrupts and programmable FIFO trigger levels
- Loop-back controls and diagnostic capabilities
- Programmable oversampling rate and automatic baud rate detection
- Low power options and programmable character timeout
- Feature-rich and software reprogrammable for maximum flexibility
- Industry-standard interfaces for easy integration
- Area-efficient design ideal for resource-constrained environments
- Multiple configurations available in a single comprehensive bundle
Product Details
Find Your IP
Search for IP
Quickly identify and access the right IP solutions for your project needs.
Foundation IP Selector
Find embedded memory and logic IP for your SoC design.
Non-Volatile Memory IP Selector
Find silicon-proven NVM IP for your SoC design needs.