- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
Community
Community Overview< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
GLOBALFOUNDRIES
Creating Exceptional Solutions through True Collaboration
Synopsys and GLOBALFOUNDRIES have a long history of collaboration dating back to 180-nm. Building on silicon-proven products including the Lynx Design System, Galaxy Implementation Platform and DesignWare IP (Figure 1), Synopsys and GLOBALFOUNDRIES are enabling our mutual customers to mitigate their project risks and streamline their implementation process to realize the highest quality first-time-right silicon success.
DesignWare IP Solutions for GLOBALFOUNDRIES Processes
Synopsys provides a comprehensive portfolio of silicon-proven DesignWare IP solutions for GLOBALFOUNDRIES process technologies ranging from 65-nm to 28-nm. The IP solutions consist of logic libraries, embedded memories, embedded test, analog IP and wired and wireless interface IP.
Synopsys' Silicon-Proven Optimized Design Environment for GLOBALFOUNDRIES 28-nm Process
Synopsys and GLOBALFOUNDRIES teamed up to deliver an optimized, pre-validated design environment for GLOBALFOUNDRIES 28-nm SLP high-k metal gate (HKMG) technology based on Synopsys' Lynx Design System. By leveraging the collaborative strengths of Synopsys and GLOBALFOUNDIRES, we are delivering a production-ready design solution based on the Galaxy Implementation Platform that enables our mutual customers to adopt the latest leading-edge technologies for their most advanced chips. Synopsys' support for the GLOBALFOUNDRIES HKMG 28-nm technology includes:
An optimized Lynx Design System
- A design flow configured for the pre-validated ARM 28-nm SLP logic and embedded memory IP, that expedites design setup and start
- GLOBALFOUNDRIES specific design methodology, guidelines and checks for the 28-nm SLP node that speed design closure and tape-out
- A performance and power-optimized implementation flow for the ARM Cortex-A9 MPCore processor that targets GHz+ results using ARM physical IP
- An environment for complete SoC integration of processors, peripherals and interface IP
28-nm and Below Leading-Edge Processes Driving New Technological Innovation
The emergence of critical new manufacturability issues at 28-nm and below leading-edge technologies continues to reinforce the need for earlier and even tighter ongoing collaboration between Synopsys and GLOBALFOUNDRIES. Key areas of collaboration include:
- Faster yield ramp using Yield Explorer automated volume diagnostics to rapidly identify failure mechanisms and initiate process or design corrective actions
- Silicon-proven implementation of Synopsys double-patterning aware 20-nm RTL2GDSII solution using the Galaxy Implementation Platform to ensure printability of device and interconnect layers in 20-nm IC manufacturing
- Tapeout of GLOBALFOUNDRIES’ first complex 20-nm design using IC Compiler-Advanced Geometry (AG) and other components of Synopsys Galaxy Implementation Platform
14-nm FinFET Process is Next Major Step in Advanced Nodes
GLOBALFOUNDRIES 14-nm FinFET process is based on a technology platform that has already gained traction as the industry’s leading choice for high-volume, power-efficient system-on-chip (SoC) designs. To address the significant additional design demands for this highly advanced node, GLOBALFOUNDRIES and Synopsys have collaborated to develop a 14-nm FinFET RTL2GDS Reference Flow as part of GLOBALFOUNDRIES’ comprehensive digital design “starter kit” that also includes their technology-proven process design kit (PDK), early-access standard cell libraries, and a built-in test case for out-of-the-box physical implementation.
GLOBALFOUNDRIES’ digital design flows have been optimized to solve the challenges associated with the critical design rules of the 14nm technology node and includes newly introduced features such as implant-aware placement and double-patterning aware routing, In-Design DRC™ fixing and yield improvement, local/random variability aware timing, 3D FinFET extraction, and color-aware LVS/DRC sign-off.