Krishna Tadi (Samsung) spoke about “Emulation for Verification”, Sreekanth Ramani (Intel) spoke about “System Power Validation on FPGA Platforms” and Michael Posner (Synopsys) closed with a presentation on “DesignWare IP Validation with HAPS Prototyping Systems”.
- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Software Integrity
Integrations
< Solutions
< Solutions
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
Integrations
+
Solutions
+
Training
Customers
+
Resources
Partners
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
SNUG 2019 Verification Lunch Panel
SoC Leaders Verify with Synopsys
On March 20, 2019 Synopsys hosted a luncheon event at the annual Synopsys Users Group (SNUG) in Santa Clara, CA. At this event, Johannes Stahl delivered an update highlighting new Verification Continuum™ solutions for ZeBu® Server 4, HAPS®-80 Desktop Prototyping and VC Formal™ Regression Mode Accelerator App.
Speakers
Johannes Stahl
Senior Director, Product Marketing for Verification Group, Synopsys
SoC Leaders Verify with Synopsys
Krishna Tadi
Staff Engineer, Samsung
Emulation for SoC Verification
Sreekanth Ramani
Manager & Technical Lead for Pre-silicon Strategies & Capabilities, Intel
System Power Validation on FPGA Platforms
Michael Posner
Director of Product Marketing, Synopsys
DesignWare IP Validation with HAPS Prototyping Systems
