EDA
System
IP
SolvNetPlus
Training & Education
The Synopsys ARC-V™ RPX-110 series functional safety (FS) processors, which include the RPX-110-FS, RPX-115-FS, RPX-110V-FS, and RPX-115V-FS processors simplify development of high-performance safety-critical applications and accelerate ISO 26262 certification for automotive system-on-chips (SoCs). The Automotive Safety Integrity Level (ASIL) D compliant processors feature a pre-verified dual-core lockstep implementation including an integrated safety monitor. Additionally, they offer the flexibility to operate in an independent “hybrid” mode for ASIL B or non-automotive applications that demand higher performance from the same design.
The Synopsys ARC-V RPX-110 series FS processors are backed by comprehensive safety documentation, including FMEDA reports, and are supported by the ARC-V® MetaWare Toolkit for Safety. This toolkit includes a certified ASIL D compliant compiler, to generate ISO 26262 compliant code.
Synopsys ARC-V RPX-115V Safety Processor Block Diagram
Synopsys ARC-V RPX-110-FS Series Functional-Safety Processor IP Datasheet
Highlights & Key Features
- Dual-issue, 64-bit RISC-V processors for performance efficient host application
- Configurable solution to support both ASIL B (Single core mode) and ASIL D (Dual core lock step), as defined by ISO 26262
- Multicore processor versions: up to 16 CPU cores, 12 HW accelerators
- Per-core configurable in lockstep or hybrid mode: Up to 16x ASIL B or 8x DCLS (ASIL D) cores
Find Your IP
Search for IP
Quickly identify and access the right IP solutions for your project needs.
Foundation IP Selector
Find embedded memory and logic IP for your SoC design.
Non-Volatile Memory IP Selector
Find silicon-proven NVM IP for your SoC design needs.