How to Address Physical Signoff TAT Challenges for Today’s Advanced Node Designs

02 - How to Address Physical Signoff TAT Challenges for Today’s Advanced Node Designs
Physical verification runtimes are exploding at advanced technology nodes due to increasing design sizes and growing manufacturing complexity. Learn about how the IC Validator technology improves physical verification productivity.
Video Player is loading.
Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Visionary Perspectives

        Physical verification runtimes are exploding at advanced technology nodes due to increasing design sizes and growing manufacturing complexity. Learn about how the IC Validator technology improves physical verification productivity.