Download Brochure
Contact Us
Contact Us
Contact Us
Contact Sales
  • Company
  • About Us
  • Investor Relations
  • Community
  • Newsroom
  • Resources
  • Careers & Culture
Contact Us
All Synopsys
+ Silicon Design & Verification + Silicon IP + Software Integrity + About Us
Support
SolvNetPlus Software Integrity Customer Community
Global Sites
日本語 简体中文 繁體中文 Русский

DesignWare IP Prototyping Kits for JEDEC UFS

The DesignWare® IP Prototyping Kit for JEDEC UFS centers around a complete, out-of-the-box reference design that consist of a validated IP configuration and necessary SoC integration logic. The software and application examples are implemented on Synopsys’ HAPS®-DX FPGA-based prototyping systems, or they can be delivered separately as files for implementation on your in-house HAPS-80 system.

DesignWare IP Prototyping Kits for JEDEC UFS Host

 

Highlights
  • Supports DesignWare UFS Host
  • Power management, clock reset and control block
  • RMMI interface between controller and MIPI M-PHY
  • Pre-instrumented debug for most interfaces
  • IP Prototyping Kits for JEDEC UFS are available in the following configurations:
    • HAPS-DX FPGA-based prototyping systems with PC connection via PCI Express
    • Soft IP Prototyping Kits for use with your in-house HAPS-80 system with ARC SDP


Search Tools
🔍
Analog IP Selector Memory & Logic IP Selector Non-Volatile Memory IP Selector
More IP Resources