- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
Software Security
+ Software Security Services Managed Services + Program Development & Design + Training Support< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
DesignWare IP Prototyping Kits for JEDEC UFS
The DesignWare® IP Prototyping Kit for JEDEC UFS centers around a complete, out-of-the-box reference design that consist of a validated IP configuration and necessary SoC integration logic. The software and application examples are implemented on Synopsys’ HAPS®-DX FPGA-based prototyping systems, or they can be delivered separately as files for implementation on your in-house HAPS-80 system.
Table 1: DesignWare IP Prototyping Kits for JEDEC UFS Host
DesignWare IP Prototyping Kit for JEDEC UFS Host with PCIe Connection to PC DesignWare IP Prototyping Kits
| Accelerate UFS Host IP Prototyping & Integration with DesignWare IP Prototyping Kits Reduce UFS Host IP prototyping and integration effort using DesignWare IP Prototyping Kits. The kits provide the essential hardware and software elements needed to start implementing the IP in an SoC in minutes. The included simulation testbench, reference drivers, and application examples enable designers to start their own IP software development right out of the box. |
Highlights
Products
Downloads and Documentation
- Supports DesignWare UFS Host
- Power management, clock reset and control block
- RMMI interface between controller and MIPI M-PHY
- Pre-instrumented debug for most interfaces
- IP Prototyping Kits for JEDEC UFS are available in the following configurations:
- HAPS-DX FPGA-based prototyping systems
- With PC connection via PCI Express
- With ARC Software Development Platform via AXI
- Soft IP Prototyping Kit
- For use with your in-house HAPS-80 system
| Description: | IP Prototyping Kit for DWC UFS 2.X host controller on HAPS-DX7, M-PHY card, AXI tunnel to ARC SDP |
| Name: | dwipk_dx_ufshost_mphy_arc |
| Version: | 1.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Installation Guide DesignWare UFS Host IP Prototyping Kit Installation GuideRelease Notes DesignWare UFS Host IP Prototyping Kit Release NotesUser Manual DesignWare UFS Host IP Prototyping Kit User Guide |
| Download: | ipk_UFS-Host-M-PHY_ARC |
| Product Code: | HW0356-0 |
| Description: | IP Prototyping Kit for DWC UFS 2.X host controller on HAPS-DX7, M-PHY card, PCIe connection for PC |
| Name: | dwipk_dx_ufshost_mphy_pcie |
| Version: | 1.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Datasheets DesignWare IP Prototyping Kit for JEDEC UFS Host with PCIe Connection to PC DesignWare IP Prototyping KitsInstallation Guide DesignWare UFS Host IP Prototyping Kit Installation GuideRelease Notes DesignWare UFS Host IP Prototyping Kit Release NotesUser Manual DesignWare UFS Host IP Prototyping Kit User Guide |
| Download: | ipk_UFS-Host-m-PHY_PCIe |
| Product Code: | HW0298-0 |