dwc_pcie5phy_a00_ss5lpe_x4ns
coveo-noindex
IP Directory Component Detail
| Description: |
PCIe 5.0 PHY, SS SF5A x4, North/South (vertical) poly orientation |
| Name: |
dwc_pcie5phy_a00_ss5lpe_x4ns |
| Version: |
1.50a |
| ECCN: |
5E991/NLR |
| STARs: |
Open and/or Closed STARs |
| myDesignWare: |
Subscribe for Notifications |
| Product Type: |
DesignWare Cores |
| Overview: |
Product Overview Website |
| Documentation: |
Hide Documents...
Application Notes Synopsys PHY IP 32G PHY IP Integration Review Checklist Application Notes (Doc Version: 1.60a) ( PDF | HTML )
Synopsys PHY IP 32G SRAM Adaptation Recording Application Notes (Doc Version: 1.40a) ( PDF | HTML )
Synopsys PHY IP 32G ZeBu Hardware Emulation Model Application Note (Doc Version: 1.70a) ( PDF | HTML )
Synopsys PHY IP External ROM and External SRAM Interfaces and Firmware Loading Application Note (Doc Version: 1.40a Raw PCS >= 1.14)) ( PDF | HTML )
Synopsys PHY IP High-Speed SerDes 32G PHY Gate-Level Simulations (Doc Version: 1.60a) ( PDF | HTML )
Synopsys PHY IP On-Chip Clock Distribution Routing Guidelines Application Note (Doc Version: 1.10a Raw PCS >= 1.14) ( PDF | HTML )
Synopsys PHY IP PCIe5 PHY ATE Testbench Application Note (Doc Version: 2.50a (Raw PCS >= 1.17)) ( PDF | HTML )
Synopsys PHY IP PCIe5 PHY ATE Testbench Application Note with Changes (Doc Version: 2.50a (Raw PCS >= 1.17)) ( PDF )
Synopsys PHY IP SerDes PCB and Packaging Design Guide (Doc Version: 2.80a) ( PDF | HTML )
Databooks Synopsys PHY IP PCIe5 PHY x4 for SS 5LPE Databook (PHY Version: 1.50a) ( PDF | HTML )
Synopsys PHY IP PCS for the PCIe 5 x4 for SS 5LPE PHY/PCS Wrapper Databook (PCS Version: 1.59a; PHY Version: 1.50a) ( PDF | HTML )
Reference Manuals Synopsys PHY IP PCIe5 PHY x4 foSynopsys PHY IP PCIe5 PHY x4 for SS 5LPE Reference Manual (PHY Version: 1.50a) ( PDF )
Synopsys PHY IP PCIe5 PHY x4 for SS 5LPE Reference Manual (PHY Version: 1.50a) ( PDF | HTML )
Release Notes Synopsys PHY IP PCIe5 PHY x4 for SS 5LPE Release Notes (PHY Version: 1.50a) ( TEXT )
User Guide Synopsys PHY IP 32G Firmware Rate Restore Feature User Guide (Doc Version: 1.50a) ( PDF | HTML )
|
| Toolsets: |
Qualified Toolsets |
| Download: |
dwc_pcie5phy_a00_ss5lpe_x4ns |
| Product Code: |
H115-0 |
EDA
System
IP
SolvNetPlus
Training & Education