- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
Community
Community Overview< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
Partners News
News
Synopsys’ IC Compiler II Certified for TSMC’s 12-nm Process Technology
Mar 15, 2017 - Synopsys’ Digital, Signoff, Custom Implementation and AMS Tools Ready for Early 12-nm Production Designs
Learn More
News
Synopsys and TSMC Collaborate to Develop Interface, Analog and Foundation IP for 12-nm FinFET Process
Mar 15, 2017 - DesignWare IP Enables Lower Leakage, Smaller Area for High-Performance Mobile SoCs
Learn More
NEWS
UMC and Synopsys Collaboration Speeds 14-nm Custom Design
Mar 14, 2017 - Custom Compiler Visually-Assisted Technology Reduces FinFET Layout Effort for UMC Customers
Learn More
News
TSMC Certifies Synopsys IC Compiler II for the Most Advanced 7nm Process Node Enabling Early Tapeouts
Certification includes digital, signoff and custom implementation tools from Galaxy Design Platform - Sep 19, 2016
Learn More
News
Synopsys Expands Collaboration with ARM to Deliver Artisan Physical Libraries and POP IP Support for IC Compiler II
Solution Enables Maximum Benefits of Leading Process Technologies with High QoR - Sep 08, 2016
Learn More
News
Intel Custom Foundry Certifies Synopsys Implementation and Signoff Tools for 10-nm Tri-Gate Process
Certification Includes Industry-leading IC Compiler II Place and Route Solution - Mar 31, 2016
Learn More