- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
Community
Community Overview< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
DesignWare IP Solutions for AMBA - APB Advanced Peripherals
The DesignWare APB Advanced Peripheral components include many of the industries commonly used interface IP. The components are highly configurable providing the design engineer the flexibility to tailor the components to their desired design requirements. Comprehensive subsystems can be quickly assembled using coreAssembler, an included graphical based subsystem assembly tool. coreAssembler automates the subsystem assembly and IP configuration which includes the creation of an initial verification testbench environment enabled by DesignWare Verification IP, thus reducing the time to first simulation.
The DesignWare APB Advanced Peripheral components for AMBA are available in encrypted format as part of the DesignWare Library. RTL source code is available for license separately, on a pay-per-use basis as part of the DWC APB Advanced Peripherals license package.
Configurable, programmable, full duplex, master or slave synchronous serial interface (SSI) (View Product Details for DW_apb_ssi)
- Features an APB slave interface
- Supports the SPI, SSP and Microwire serial protocols, with static or programmable protocol selection
- Configurable transmit and receive fifo depths
- Generic hardware DMA controller interface, with programmable fifo threshold levels
- Supports synchronous or asynchronous APB clock and serial clock
Highly configurable, programmable master or slave i2c device with an APB slave interface (View Product Details for DW_apb_i2c)
- Supports all I2C speed modes, Standard (100Kb/s), Fast (400Kb/s) and High Speed (3.4Mb/s)
- Support for both 7 and 10 bit addressing
- Configurable transmit and receive buffer depths
- Handles bit and byte waiting at all bus speeds
- Includes a generic DMA hardware handshaking interface, compatible with the DW_ahb_dmac
Configurable master or slave device for the three-wire interface (I2S) for streaming stereo audio between devices (View Product Details for DW_apb_i2s)
- Operates as an i2s transmitter and or receiver
- Configurable support for up to 4 stereo channels for both transmitter and receiver
- Programmable audio data resolutions from 12 to 32 bits
- Configurable fifo depths with programmable threshold values
- Comprehensive clocking options, synchronous and asynchronous APB and I2S clocks supported
A programmable and configurable Universal Asynchronous Receiver/Transmitter (UART) for the AMBA 2 APB bus (View Product Details for DW_apb_uart)
- 16750 compatible auto-flow control supported to increase system efficiency and reduce software load
- Option to include configurable transmit and receive fifos with programmable threshold levels for interrupt generation
- Generic DMA hardware handshaking interface, compatible with DW_ahb_dmac
- Serial infrared supported
- Advanced diagnostic capabilities with a modem control loopback mode
- Supports asynchronous pclk and serial baud clock with full synchronization
Verification IP for AMBA 2 AHB/APB and AMBA 3 AXI
- SystemVerilog, VHDL and OpenVera testbenches to generate bus traffic and check for protocol violations
- Monitors provide extensive reports to show functional coverage of the bus protocols
DesignWare IP Solutions for the AMBA Interconnect
Products
Downloads and Documentation