Date: Jan 22, 2026 | 9:00 AM PST
Featured Speakers:
Our upcoming Synopsys webinar features an exciting real-world case study showcasing Synopsys IP and EDA tools with UCIe-based chiplets on advanced TSMC silicon and packaging technologies. See firsthand the silicon proof points for complete die-to-die interconnects, embedded memory, and logic monitoring, test, and repair.
Discover how 2.5D and 3D multi-die designs transform high-performance computing and AI. This webinar explores key challenges of monitoring, embedded test and repair for multi-die designs, including essential pre-stack and post-stack manufacturing flows, in-field health monitoring, and the role of the 3Dblox language (under IEEE P3537 Standardization) in enabling EDA tool interoperability. Learn about practical Silicon Lifecycle Management solutions that optimize quality, yield, reliability and manufacturing cost across advanced packaging configurations.
What You Will Learn: