Synopsys PHY IP for PCI Express 2.1 Datasheet

Access the Synopsys PHY IP for PCI Express 2.1 datasheet and see how adaptive equalization, advanced diagnostics, and robust clocking enable reliable, high-speed connectivity for compute, storage, and embedded SoCs.

What You Will Learn:

• How to implement x1–x16 configurations with programmable TX/RX equalization for lossy channels
• At-speed validation: BERT, PRBS loopback, internal eye monitor, and full JTAG/ATE support
• Power/performance optimization: DFE bypass, L1 substate, power island, and single/multi-clock domains
• Integration: PCS/PIPE interface, macro aggregation for high-density designs, and flexible package support