Synopsys IDE Secure Module for CXL 3.x Datasheet

Download the Synopsys CXL 3.x IDE Security IP Module datasheet and see how a plug-and-play, AES-GCM-based solution delivers confidentiality, integrity, and replay protection for FLITs and TLPs—optimized for seamless controller integration and PCIe 6.x/TDISP compliance.

What You Will Learn:

How to configure full-duplex encryption/authentication for CXL.cache, CXL.mem, and CXL.io using optimized AES-GCM cores
Flexible datapath: 128, 256, 512, 1024-bit bus widths, x2–x16 lane support, and protocol-specific crypto engine selection
Real-time features: in-flight key refresh, low-latency bypass, early MAC termination, and containment/skid modes

Download Now

ASK

BETA

End Chat

Closing this window clears your chat history and ends your session. Are you sure you want to end this chat?

Legal Disclaimer

NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.