Synopsys IDE Secure Module for CXL 3.x Datasheet

Download the Synopsys CXL 3.x IDE Security IP Module datasheet and see how a plug-and-play, AES-GCM-based solution delivers confidentiality, integrity, and replay protection for FLITs and TLPs—optimized for seamless controller integration and PCIe 6.x/TDISP compliance.

What You Will Learn:

• How to configure full-duplex encryption/authentication for CXL.cache, CXL.mem, and CXL.io using optimized AES-GCM cores
• Flexible datapath: 128, 256, 512, 1024-bit bus widths, x2–x16 lane support, and protocol-specific crypto engine selection
• Real-time features: in-flight key refresh, low-latency bypass, early MAC termination, and containment/skid modes