EDA
System
IP
SolvNetPlus
Training & Education
Foundation IP for TSMC N6AIO (N6C) Datasheet
Optimized for the TSMC N6AIO (N6C) process, the Synopsys Foundation IP portfolio gives SoC designers a complete, silicon-validated platform — embedded memories, logic libraries, and IOs — engineered for superior PPA with low risk and fast time to market. From high-speed to extremely-high-density memory compilers and the new CPODE 2Fin logic architecture to HPC design kits and integrated memory test and repair, it's built for demanding AI/ML, mobile, consumer, SSD controller, and networking/server designs.
What You'll Learn:
- A complete N6C foundation IP platform — HS, HD, UHD, and EHD SRAMs, register files, and ROMs, plus 6T/7.5T logic libraries and a full IO set.
- Optimized for best-in-class PPA — the new CPODE 2Fin architecture, multiple VTs, and advanced power modes (light/deep sleep, shutdown with retention, periphery-off, dual-rail DVFS)
- Maximize CPU, GPU, and DSP performance — HPC Design Kit high-speed cells, datapath cells, multibit flip-flops, and tuned register-file memories.
- Higher yield and flexible connectivity — integrated STAR Memory System, plus GPIO (up to 250MHz), I3C, SMBus, and LVDS for flip-chip and wirebond.
Fill out the short form to download the full datasheet.
Download
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.