Synopsys 56G Ethernet PHY IP Datasheet

Download the Synopsys 56G Ethernet PHY IP datasheet and see how a small-area, low-power transceiver delivers robust PAM-4/NRZ signaling, DSP-based equalization, and advanced on-chip diagnostics—optimized for chip-to-chip, module, and backplane Ethernet at up to 400G.

What You Will Learn:

• How to configure up to four full-duplex lanes at 9.9–58 Gbps for 50G/100G/200G/400G Ethernet
• DSP-based receiver architecture: ADC, AFE, and digital equalization for up to 35dB channel loss
• Clock and data recovery: low-jitter PLLs, multi-loop CDR, and support for internal/external reference clocks
• Test and debug: embedded BERT, internal eye monitor, and PRBS for loopback and margin analysis