- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
Optical Design Solutions
Lighting Simulation Software
Optical Design Software
Automotive Lighting Design Software
< Solutions
< Solutions
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Polaris Platform
Comprehensive application security from developer to deployment
< Software Integrity
< Software Integrity
< Software Integrity
Professional Services
Strategy and programs that address security before, during and after development
< Software Integrity
< Tools
< Tools
< Tools
< Tools
< Software Integrity
< Services
Managed Security Testing
Managed SAST
Dynamic Analysis (DAST)
Penetration Testing
Mobile Application Security Testing
Network Security Testing
< Services
Professional Services
Strategy and Planning
Architecture & Design
DevSecOps Integration
Cloud Security
Industry Solutions
< Services
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Solutions
< Solutions
< Resources
< Resources
< Software Integrity
< Software Integrity
Customers
< Partners
< Partners
Become a partner
< Software Integrity
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers
< About Us
Careers
Careers
< main menu
DesignWare Multi-Protocol 10G PHY
The multi-lane DesignWare® Multi-Protocol 10G PHY IP is part of Synopsys’ high-performance multi-rate transceiver portfolio, meeting the growing needs for low-power consumption and low latency in battery-operated consumer and mobile applications. The multi-protocol 10G PHY is small in area and provides low active and standby power while exceeding signal integrity and jitter performance of the PCI Express 3.1, SATA 6G and Ethernet standards.
The transmitter and receiver equalizers enable customers to control and optimize signal integrity and at-speed performance. Continuous Calibration and Adaptation (CCA) provides a robust performance across voltage and temperature variations during normal mode of operation. The PHY incorporates advanced power saving features such as L1 sub-states in-conjunction with power gating in standby mode of operation. The hybrid transmit drivers support low power voltage mode and high swing current mode, with optional I/O supply under drive to further save active power. The PHY's Automatic Test Equipment (ATE) capabilities and optional wirebond packaging reduce the overall bill of materials (BOM) cost. The embedded bit error rate (BER) tester and internal eye monitor provide on-chip testability and visibility into channel performance. The PHY integrates seamlessly with the DesignWare Physical Sublayers and digital controllers/media access controllers (MACs) to reduce design time and to help designers achieve first-pass silicon success. These features reduce both product development cycles and accelerates time-to-market.
DesignWare Multi-Protocol 10G PHY IP Datasheet
Highlights
Products
Downloads and Documentation
- Supports 1.25 Gbps to 10 Gbps data rates
- Supports PCI Express 3.1, SATA 6G, SGMII
- Supports x1 to x16 macro configurations
- Superior signal integrity across lossy backplanes enabled by a high-performance analog front-end that includes adaptive continuous time linear equalizer (CTLE), decision feedback equalization (DFE) and feed forward equalization (FFE)Low active and standby power consumption compared to competing solutions due to L1 sub-states, power gating and novel transmitter design
- Spread Spectrum Clock (SSC)
- Separate Reference Clock Independent SSC (SRIS)
- Reference clock sharing for aggregated macro configurations
- PCI Express Aggregation and bifurcation
- Embedded bit error rate (BER) tester and internal eye monitor
- Built-in self test (BIST) including 7-, 9-, 11-, 15-, 16-, 23-, and 31-bit pseudo random bit stream (PRBS) generation and checker
- Supports flip chip and wirebond packaging
- Supports IEEE 1149.6 AC Boundary Scan
- Supports -40C to 125C Tj
| 10G PHY for PCIe 3.0, TSMC 16FFC x2 for Automotive, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 2.0, TSMC 7FF x1, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 2.0, TSMC 7FF x2, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, GF 22FFDSOI X1, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, SS 5LPE x1, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 10FF x1, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 12FFC x1, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 12FFC x2, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 12FFC x4, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 16FFC x16, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 16FFC x1, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 16FFC x2, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 16FFC x4, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 16FFPGL x4, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 16FFPLL x1, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 16FFPLL x4, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 16FFPLL x8, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 7FF x1, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 7FF x2, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G PHY for PCIe 3.0, TSMC 7FF x4, North/South (vertical) poly orientation | STARs | Subscribe |
| 10G MP PHY for PCIe 3.0/USXGMII/SGMII, TSMC 12FFC x1, North/South (vertical) poly orientation | STARs | Subscribe |
| Description: | 10G MP PHY for PCIe 3.0/USXGMII/SGMII, TSMC 12FFC x1, North/South (vertical) poly orientation |
| Name: | dwc_mp10usxgmiiphy_tsmc12ffcx1ns |
| Version: | 1.04a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores Consumer Multi-Protocol 10G PHY ATE Test Bench ( PDF ) Databooks Consumer PCIe 3.0 PCS for the DesignWare Cores Multi-Protocol 10G PHY ( PDF ) DesignWare CoresMulti-Protocol 10G PHY for TSMC 12 FFC ( PDF ) Release Notes DesignWare CoresMulti-Protocol 10G PHY for TSMC 12 FFC ( TXT ) |
| Download: | C10-PHY-NS_TSMC_12FFC_x1 |
| Product Code: | D874-0 |
| Description: | 10G PHY for PCIe 2.0, TSMC 7FF x1, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie2phy_tsmc7ff_x1ns |
| Version: | 2.07a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | PCIe-20-PHY_TSMC_N7_x1 |
| Product Code: | C374-0 |
| Description: | 10G PHY for PCIe 2.0, TSMC 7FF x2, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie2phy_tsmc7ff_x2ns |
| Version: | 2.08a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | |
| Download: | PCIe-20-PHY_TSMC_N7_x2 |
| Product Code: | E183-0 |
| Description: | 10G PHY for PCIe 3.0, GF 22FFDSOI X1, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_gf22fdsoiext_x1ns |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Description: | 10G PHY for PCIe 3.0, SS 5LPE x1, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_ss5lpex1ns |
| Version: | 2.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes C10 Hardware Emulation Application Note ( PDF ) Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) Databooks Consumer PCIe 3.1 PCS for the DesignWare Cores Consumer PCIe 3.1 PHY ( PDF ) DesignWare Cores Consumer 10G PCIe 3.1 PHY for SS 5 LPE ( PDF ) Release Notes DesignWare Cores Consumer 10G PCIe 3.1 PHY x1 NS for SS 5 LPE ( TXT ) |
| Download: | dwc_c10pcie3phy_ss5lpex1ns |
| Product Code: | E824-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 10FF x1, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc10ffx1ns |
| Version: | 1.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe 3.0 PHY ( PDF ) DesignWare Cores Consumer 10 PCIe 3.0 PHY for TSMC 10 FF ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | PCIe-30-PHY_C10_TSMC_10FF_x1 |
| Product Code: | B942-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 12FFC x1, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc12ffcx1ns |
| Version: | 1.05a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer 10G PCIe 3.1 PHY for TSMC 12 FFC ( PDF ) Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe 3.0 PHY ( PDF ) Release Notes Consumer 10G PCIe 3.1 PHY for TSMC 12 FFC ( TXT ) |
| Download: | PCIe-30-PHY_C10_TSMC_12FFC_x1 |
| Product Code: | C478-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 12FFC x2, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc12ffcx2ns |
| Version: | 1.05a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10G PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer 10G PCIe 3.1 PHY for TSMC 12 FFC (x2) ( PDF ) Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe 3.0 PHY ( PDF ) Release Notes Consumer 10G PCIe 3.1 PHY for TSMC 12 FFC (X2) ( TXT ) |
| Download: | dwc_c10pcie3phy_tsmc12ffcx2ns |
| Product Code: | C479-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 12FFC x4, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc12ffcx4ns |
| Version: | 1.05a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer 10G PCIe 3.1 PHY for TSMC 12 FFC (X4) ( PDF ) Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe 3.0 PHY ( PDF ) Release Notes Consumer PCIe 3.0 PHY for TSMC 12 FFC (X4) ( TXT ) |
| Download: | dwc_c10pcie3phy_tsmc12ffcx4ns |
| Product Code: | C480-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 16FFC x1, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc16ffc_x1ns |
| Version: | 1.09a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe PHY ( PDF ) DesignWare Cores Consumer 10 PCIe 3.1 PHY for TSMC 16 FFC ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Release Notes DesignWare Cores Consumer 10G PCIe 3.1 x1 NS PHY for TSMC 16FFC 1.8V ( TXT ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | dwc_c10pcie3phy_tsmc16ffc_x1ns |
| Product Code: | B988-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 16FFC x16, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc16ffc_x16ns |
| Version: | 1.07a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databook Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe 3.0 PHY ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | PCIe-30-PHY_C10_TSMC_16FFC_x16 |
| Product Code: | C420-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 16FFC x2 for Automotive, North/South (vertical) poly orientation |
| Name: | dwc_ap_c10pcie3phy_tsmc16ffc_x2ns |
| Version: | 1.05a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Databooks Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe 3.0 PHY ( PDF ) DesignWare Cores Consumer 10G AP PCIe 3.0 PHY for TSMC16 FFC Databook ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Release Notes DesignWare Cores Consumer 10G AP PCIe 3.0 PHY for TSMC16FFC Release Notes ( TEXT ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) White Paper IP for Centralized ADAS Domain Controllers ( PDF ) |
| Download: | dwc_ap_c10pcie3phy_tsmc16ffc_x2ns |
| Product Code: | C085-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 16FFC x2, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc16ffc_x2ns |
| Version: | 1.09a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe PHY ( PDF ) DesignWare Cores Consumer 10G PCIe 3.1 PHY for TSMC 16 FFC ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Release Notes DesignWare Cores Consumer 10G PCIe 3.1 x2 NS PHY for TSMC 16FFC 1.8V ( TXT ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | dwc_c10pcie3phy_tsmc16ffc_x2ns |
| Product Code: | C047-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 16FFC x4, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc16ffc_x4ns |
| Version: | 1.09a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe PHY ( PDF ) DesignWare Cores Consumer 10G PCIe 3.1 PHY for TSMC 16 FFC ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Release Notes DesignWare Cores Consumer 10G PCIe 3.1 x4 NS PHY for TSMC 16FFC 1.8V ( TXT ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | dwc_c10pcie3phy_tsmc16ffc_x4ns |
| Product Code: | B943-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 16FFPGL x4, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc16ffpgl_x4ns |
| Version: | 1.05a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe 3.0 PHY ( PDF ) DesignWare Cores Consumer 10 PCIe 3.0 PHY for TSMC 16 FFPGL ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | PCIe-30-PHY_C10_TSMC_16FFPGL_x4 |
| Product Code: | A827-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 16FFPLL x1, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc16ffpll_x1ns |
| Version: | 1.05bpatch1 |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe 3.0 PHY ( PDF ) DesignWare Cores Consumer 10 PCIe 3.0 PHY for TSMC 16 FFPLL ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | PCIe-30-PHY_C10_TSMC_16FFPLL_x1 |
| Product Code: | B865-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 16FFPLL x4, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc16ffpll_x4ns |
| Version: | 1.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.0 PCS for the DesignWare Cores Consumer PCIe 3.0 PHY ( PDF ) DesignWare Cores Consumer 10 PCIe 3.0 PHY for TSMC 16 FFPLL ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | PCIe-30-PHY_C10_TSMC_16FFPLL_x4 |
| Product Code: | A859-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 16FFPLL x8, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc16ffpll_x8ns |
| Version: | 1.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Datasheet DesignWare Multi-Protocol 10G PHY IP Datasheet ( PDF ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | PCIe-30-PHY_C10_TSMC_16FFPLL_x8 |
| Product Code: | A860-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 7FF x1, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc7ff_x1ns |
| Version: | 2.08a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.1 PCS for the DesignWare Cores Consumer PCIe 3.1 PHY ( PDF ) DesignWare Cores Consumer 10 PCIe 3.1 PHY for TSMC 7 FF ( PDF ) Release Notes DesignWare Cores Consumer 10 PCIe 3.1 PHY for TSMC 7 Release Notes ( TXT ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | PCIe-30-PHY_TSMC_N7_x1 |
| Product Code: | C476-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 7FF x2, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc7ff_x2ns |
| Version: | 2.08a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.1 PCS for the DesignWare Cores Consumer PCIe 3.1 PHY ( PDF ) DesignWare Cores Consumer 10 PCIe 3.1 PHY for TSMC 7 FF ( PDF ) Release Notes DesignWare Cores Consumer 10 PCIe 3.1 PHY for TSMC 7 Release Notes ( TXT ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) |
| Download: | PCIe-30-PHY_TSMC_N7_x2 |
| Product Code: | C477-0 |
| Description: | 10G PHY for PCIe 3.0, TSMC 7FF x4, North/South (vertical) poly orientation |
| Name: | dwc_c10pcie3phy_tsmc7ff_x4ns |
| Version: | 2.08a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Designware Cores Consumer 10 PCIe 3.1 PHY ATE Test Bench ( PDF ) SERDES PCB and Packaging Design Guide ( PDF ) Complete Solution Datasheet DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks Consumer PCIe 3.1 PCS for the DesignWare Cores Consumer PCIe 3.1 PHY ( PDF ) DesignWare Cores Consumer 10 PCIe 3.1 PHY for TSMC 7 FF ( PDF ) Release Notes DesignWare Cores Consumer 10 PCIe 3.1 PHY for TSMC 7 Release Notes ( TXT ) |
| Download: | PCIe-30-PHY_N7_x4 |
| Product Code: | C605-0 |