SOLVNET
GLOBAL SITES:
日本サイ ト
|
中文网站
TOOLS
Silicon
TCAD
Mask Synthesis
Mask Data Prep
Yield Management
Design
Galaxy Design Platform
RTL Synthesis
Synthesis-Based Test
Physical Implementation
Custom Implementation
Signoff
Physical Verification
FPGA Design
Lynx Design System
Verification
Verification Continuum Platform
Functional Verification
AMS Verification
Static & Formal Verification
Debug & Coverage
Verification IP
Emulation
Virtual Prototyping
Physical Prototyping
Prototyping
Architecture Design
Virtual Prototyping
Physical
Prototyping
Hybrid Emulation
Hybrid Prototyping
Power Electronic Systems
Power Electronics
Wire Harnesses
Optical Solutions
LightTools
CODE V
LucidShape
RSoft
All Tools >
IP
Wired Interface IP
USB
PCI Express
DDR
Ethernet
MIPI
HDMI
SATA
Mobile Storage
IP Prototyping Kits
IP Virtualizer Development Kits
Interface IP Subsystems
All Interface IP >
Wireless IP
Bluetooth IP
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
Analog IP
Data Converters
Audio Analog Codecs
Processor Solutions
ARC Processors
Embedded Vision Processors
Development Tools
Operating Systems
Ecosystem
ASIP Tools
IP Subsystems
Smart Data Fusion IP Subsystem
Smart Sensor & Control IP Subsystem
Audio IP Subsystem
Interface IP Subsystems
Security IP
Cryptography IP
Security Subsystems
Platform Security
Content Protection
Market Segments
Internet of Things
Automotive
Cloud Computing
Mobile
IP Accelerated
IP Prototyping Kits
IP Virtualizer Development Kits
IP Subsystems
SoC Infrastructure IP
DesignWare Library
Foundation Cores
minPower Components
Verification IP
PROTOTYPING
Virtual Prototyping
Platform Architect MCO
Virtualizer
VDKs
Hybrid Emulation
Hybrid Prototyping
Physical Prototyping
HAPS
Hybrid Prototyping
Certify
Synplify Premier
Market Segments
Automotive
Mobile
SOFTWARE INTEGRITY
Software Quality & Security
Protecode - Software Composition Analysis
Coverity - Static Code Analysis
Defensics - Intelligent Fuzz Testing
Seeker - Runtime Security Analysis
Test Advisor - Automated Test Optimization
AbuseSA - Actionable Threat Intelligence
Solutions by Industry
Computer and Networking Systems
Medical Devices
Automotive Solutions
Industrial Control Systems
Blogs
Software Integrity Blog
Code Review Blog
SERVICES
Professional Services
Tool & Methodology Consulting
Core Optimization
Design Flow Deployment
Physical Design Assistance
SoC Integration & Verification
Physical Prototyping
SUPPORT
Product Support
Support Center Locations
Licensing
Installation
Compute Platforms
SolvNet
Documentation
Open a Support Case
Download Center
Training
Course Catalog
Training Options
COMMUNITY
SNUG
Conferences
Keynotes
Proceedings
Sponsors
Ecosystem Partners
ARM
GLOBALFOUNDRIES
Intel
Samsung
TSMC
All Partners >
Interoperability & Standards
In-Sync
TAP-in
Liberty Library Modeling
SystemC (IEEE 1666)
SystemVerilog (IEEE 1801)
UVM
All Interoperability Programs >
All Standards >
University Program
Curriculum
Teaching Resources
Support & Training
Contact Us
Members Only
All Resources >
Company Blogs
Software Integrity Blog
Code Review Blog
Custom Layout Insights
To USB or Not to USB
VIP Central
A View from the Top
Hitting the Mark
Committed to Memory
All Blogs >
COMPANY
About Synopsys
Company Overview
Management Team
Global Citizenship
Board of Directors
Governance & Values
Publications
News Room
News Releases
Synopsys Speaking Engagements
Spokesperson Bios & Images
Synopsys Logos
Media Contacts
Investor Relations
Recent Financial News
Financials
Investor Presentations
Governance & Values
Careers
Current Opportunities
Values & Ethics
Worldwide Locations
Events
Events
Seminars
Webinars
Synopsys Users Group (SNUG)
HOME
IP
IP DIRECTORY COMPONENT DETAIL
IP Directory Component Detail
Search Tools
Search for IP
Analog IP Selector
Memory & Logic IP Selector
NEWS
ARTICLES
BLOGS
CUSTOMER SUCCESSES
WEBINARS
VIDEOS
NEWSLETTERS
IP OEM PROGRAM
MYDESIGNWARE
SUBSCRIPTIONS
Description
2-Term Floating-Point Dot-product
Name
DW_fp_dp2
Version
DWBB_201603.4
STARs
Open and/or Closed STARs
myDesignWare
Subscribe for Notifications
Product Type
DesignWare Building Blocks
Overview
DesignWare Building Block Components
Documentation
Show Documents...
Hide Documents...
Datasheet
DWBB DW_fp_dp2 Datasheet
Doc Overview
DesignWare Building Block IP Documentation Overview
Release Notes
DesignWare Building Block IP DC Release Notes
User Manual
DesignWare Building Block IP User Guide
Examples
Direct Instantiation in Verilog
Direct Instantiation in VHDL
© 2016 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
