Implementation & Signoff Videos High Speed Ethernet PHY IP Design Methodology Optimization using Custom Compiler

High Speed Ethernet PHY IP Design Methodology Optimization using Custom Compiler

This webinar describes how the Synopsys Mixed-Signal IP team optimized their design methodology in a single custom design platform to meet the circuit design, simulations, layout and physical verification requirements of their DesignWare 56G Ethernet PHY IP.

To view the video, please complete the following form, then click the 'continue >>' button below.

Required Fields
Business Email:
First Name:
Last Name:
Job Title:
Company:
Country/Region:
Address 1:
Address 2:
City:
State/Province: Province: State:
Postal/Zip Code:

Related Items