EDA
System
IP
SolvNetPlus
Training & Education
Synopsys 3.3V/1.8V LVDS RX IO IP for GF 12LP Datasheet
Access the Synopsys LVDS Receiver IO IP Datasheet and discover how a 3.3V/1.8V LVDS RX—optimized for 12nm, low‑power, high‑speed interfaces—simplifies robust high‑speed signal reception for advanced SoC designs.
What You Will Learn:
- How the LVDS RX enables high‑speed differential interfaces with an in‑built AC‑coupling capacitor, programmable termination, comparator, and full HBM/CDM ESD protection.
- How the IP supports flexible power and integration requirements with 0.8V core operation, 1.8V/3.3V IO supplies, independent power sequencing, and compatibility with 12LP GPIO33 power‑management cells.
- How frequency support (50–300MHz) and metal‑stack flexibility help designers optimize signal integrity and layout for high‑performance interconnects.
Download Now
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.