EDA
System
IP
SolvNetPlus
Training & Education
SNUG Taiwan 2018 Proceedings
Complete Proceedings
2018 SNUG Taiwan Best Paper Award Winners
Best Paper
Enabling Power Estimation for SOC with DesignWare Building Block
Shang-Wei Tu, Yu-Shuan Liao – MediaTek Corp.; Jack Yen, Marty Huang, Sean Lin – Synopsys
Best Paper
Huge Design Timing Analysis with PT HyperScale STA
Eric Liao – Global Unichip Corp.
Best Paper
High-Quality Early Power Estimation by Siloti Technology and DCE/DCG Floorplan Exploration
Yi-Chun Shen – Realtek Semiconductor Corp.
Best Paper
Glitch Scaler—A New Approach to Model Glitch Power in Logic Simulation
Shang-Wei Tu, Jeff Peng, Jiu-Shang Yang – MediaTek Corp.; John Sotiropoulos, Alvin Chen – Synopsys
Ask Synopsys
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.