EDA
System
IP
SolvNetPlus
Training & Education
SNUG India 2026 Proceedings
Complete Proceedings
A SolvNetPlus account is required to view and download all proceedings content. If you do not have a SolvNetPlus account and are a current customer register here.
SNUG India Keynotes On-Demand
Register now to watch the SNUG India keynotes on-demand—anytime, anywhere. Hear leaders from Synopsys, TSMC, NXP, Astera Labs, and Intel explore what’s next in silicon and AI: from transistors to trillion-parameter systems, rack-scale AI infrastructure, interface IP to close the compute-to-I/O gap, SDVs and Physical AI at the edge, and the advanced packaging innovations keeping Moore’s Law scaling.
SNUG India 2026 Best Presentation & Poster Award Winners
Enabling High‑Throughput Library Characterization with PrimeLib for 2nm and beyond
Neha Garhwal, Sucheta Kumar Harish , Radhika Kurup, Ravi Muguli - Qualcomm
Utilizing Real-World Frames for Image Processing on Pre-Silicon Platforms
Jyothish Balakrishnan, Rahul Soman - Google
Leveraging Synopsys AMBA CHI VIP System Monitor for Robust Coherency Verification in Modern Multicore SoCs
Saurabh Chhabra - Qualcomm
Architectural Integration of a Unified Coherent UCIe Subsystem in a 96-Core Multi-Die SoC using Synopsys DesignWare UCIe IP
Raghu Voleti, Bhanu Prakash Yakkaluri, Sivani Yarrarapu - Moschip
APR Integrated ECO Solutions for Jet Speed SoC Eco Convergence
Sridhar M V - Samsung
Differential Validator: Ensuring SoC ROM to Hierarchical Blocks Node Voltage Integrity
Mathew Kaipanatu, Prateek Pendyala - Google
Shift Left: Accelerating Design Quality with Early Connectivity Checks
Anshul Bansal, Ayush Goyal, Dheepak Jayaraman, Swetha Karusala - Meta
Proximity-Optimized Scan-Chain ECO with Generative AI (Synopsys.ai Copilot)
Shivam Kaushal, Venkata Naganjaneya Prasad Pothuri, Kaustubh Rajvaidya, Prathapa Raju somalaraju - Intel