White Paper Download

IC Validator and In-Design Metal Fill in IC Compiler II

This paper explains what metal fill is, why it is needed and how the implementation of metal fill has evolved as process technology geometries have shrunk. IC Validator's comprehensive unified fill solution is discussed along with In-Design technology that enables physical verification within the IC Compiler II environment. The paper also discusses the benefits of In-Design track-based metal fill. This new technology is gaining traction to help designers meet today's 20-nm and below metal fill timing performance and DFM requirements.

To download this paper, please complete the form below and click the "continue >>" button.

Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Division:Optional
Country:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required



(requires browser cookies to be enabled)