White Paper Download

Concurrent Clock and Data Optimization with IC Compiler II

IC Compiler II's infrastructure and underlying engines have been architected with the objective of advancing CCD to provide fast and superior QoR across multiple objectives throughout the implementation flow combined with the versatility to support varying design styles.

To download this paper, please complete the form below and click the "continue >>" button.

Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Division:Optional
Country:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required



(requires browser cookies to be enabled)