Synopsys and Ansys power the future of innovation—connecting silicon to systems.
Specifications: SoundWire version v1.2
DUT Types/Topology: Master, Slave
Key VIP Features
Serial Signal Interface, Multi-Lane support
Passive Monitors
Debug and Analysis
Verdi based protocol and performance analysis
Transaction log, Verbosity Messages, Debug ports
Key Protocol Features
Bank switching, Synchronization, Enumeration
All types of resets, interrupts, test data, payload modes
High-PHY, clock stop mode, dynamic number of slaves and clock frequency change
All Frame Shapes and timing parameters
Customization of Data Port parameters
BRA, SDCA, Commit and Atomic access mechanism
Test Suites / Groups Features
Includes AHB register interface
Customizable FIFO interface & configurable numbers of Slaves
Enables DUT register programming through customizable register interface
Contact the VIP Team
Closing this window clears your chat history and ends your session. Are you sure you want to end this chat?
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.