Go Back

Verification Videos

Shift left Power Aware Static Verification using CDC and RDC

This Synopsys webinar discusses the verification challenges of using low-power design techniques to enable advanced power-management strategies in complex SoCs. These techniques can introduce critical bugs into a design, especially when the power-management infrastructure interacts with signals that cross clock or reset domains. This can create additional clock-domain crossing (CDC) or reset-domain crossing (RDC) paths or break the synchronization of pre-qualified CDC/RDC paths. This may result in subtle bugs to escape to silicon which traditional CDC/RDC tools cannot catch. You will learn the new approach for power aware CDC/RDC verification.

Please complete the following form, then click the 'continue >>' button below.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Country/Region:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required


 

Related Items