Go Back
By Industry
By Technology
Mastering AI Chip Complexity
Mastering AI Chip Complexity

Explore challenges and solutions in AI chip development

Download
Rethinking Automotive Development
Automotive Executive Guide: Rethinking Automotive Development
Download
View All Solutions
Explore Silicon Design, Verification & Manufacturing

Synopsys is a leading provider of electronic design automation solutions and services.

Families
Optical Design
Photonic Design
Design
3D Image Processing
Verification
Modeling & Simulation
Manufacturing
Try Synopsys Cloud
Synopsys Cloud

Unlimited access to EDA software licenses on-demand

Request a Free Trial
Explore Silicon IP

Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs.

Interface IP
Processor IP
Foundation IP
SoC Architecture
Security IP
SoC Infrastructure IP
IP Accelerated
IP Markets
Synopsys IP Portfolio Cover
Synopsys IP Portfolio
Download Brochure
Synopsys IP Technical Bulletin
Read Latest Issue
Explore Systems Verification and Validation

Synopsys is a leading provider of hardware-assisted verification and virtualization solutions.

Emulation & Prototyping
Verification IP
FPGA Development
System Test Generation
Virtual Prototyping
View All Products
Company Overview
Resources
Synopsys and Ansys are Now United
Synopsys and Ansys are Now United
Learn More
Synopsys Blog
Synopsys Blog

Insights that shape the future.

Visit Our Blog

Custom Compiler Visually-Assisted Automation

CS413885260, Custom Compiler MSIP Video WP image
Faster Custom Design Closure: Early Layout Feedback for Simulations
Michael Lynch, R&D Director, Solutions Group SerDes IP discusses how his team is reducing the design iterations significantly by early electrical analysis, using Custom Compiler’s Partial Layout Extraction flow.
Current Time 0:00
Duration 11:04
Loaded: 0%
Stream Type LIVE
Remaining Time 11:04
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected
    • en (Main), selected

      Faster Custom Design Closure: Early Layout Feedback for Simulations

      Michael Lynch, R&D Director for SerDes IP in Synopsys' Solutions Group, discusses how using Custom Compiler’s Partial Layout Extraction flow significantly reduces design iterations via early electrical analysis.

      For more information, visit:

      www.customcompiler.info