Synopsys and Ansys power the future of innovation—connecting silicon to systems.
IC Validator In-Design signoff design rule checking runs the IC Validator tool within the IC Complier II tool to check the routing design rules defined in the foundry signoff runset. In this video, we will see how to debug IC Validator results in IC Compiler II using IC Validator VUE.
Closing this window clears your chat history and ends your session. Are you sure you want to end this chat?
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.