EDA
System
IP
SolvNetPlus
Training & Education
Access AMS SIG India 2025 Proceedings
Synopsys AMS SIG 2025 brought together industry experts, Synopsys users and ecosystem partners to explore the latest advancements in AI-driven analog and memory design. The event focused on addressing key challenges in Analog Simulation, Mixed-signal & Memory Verification, Custom Layouts and Cell Characterization.
Register to download the available presentations.
Available Presentations
- Addressing DC Convergence Issue in Complex Transceiver Circuits Using Synopsys AI Solution in XA-VCS - Jim Godwin, Texas Instruments
- Advance PrimeLib features for Accurate Library Characterization and Library Correlation - Clinton Joel Rodrigues, Samsung
- High Coverage Electrical Rule Check for Memory Designs using ESP Spice-Only Power Integrity Verification - Rupsha Garai, NVIDIA
- Design and Simulations of Multi-GHz LNA using Custom Compiler - Naga Ganesh Akuri, Sophic Silicon Technologies Pvt Ltd
- Signal Integrity Analysis with MATLAB® and PrimeSim™ HSPICE® - Dr. Jahnavi Dhulipala, MathWorks
- Excelling Custom IP design with Synopsys ASO.ai - Marco Miguel Vaz Oliveira, Synopsys
Download Now
Ask Synopsys
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.