EDA
System
IP
SolvNetPlus
Training & Education
Complete Proceedings
A SolvNetPlus account is required to view and download all proceedings content. If you do not have a SolvNetPlus account and are a current customer register here.
SNUG India 2025 Best Presentation Award Winners
Ensuring Power Integrity in Custom Circuits: A New Era with ESP-SOPIV
Srinivasan Srinath, Arjunesh Namboothiri, Pankaj Negi, Navin Agarwal, Rajesh Kumar Singh - ARM
Next-Gen Power Aware Verification: UPF Driven PMIC Emulation Platform for Complex SoCs using ZeBu Server5
Samhith Kumar Pottem, Sarang Kalbande, Garima Srivastava, Mohit Chaudhary, Vivekanand Vivek - Samsung
Structural Tests Enablement on System Level Test (SLT) Platform Using High Speed AT Test (HSAT) IP
Vasubabu Ravipati, Ankit Khandelwal, Maheedhar Jalasutram, Ramakrishna Reddy Karnati - Google
Accelerating Multimedia Scenario Verification and SW Use Case Validation Shift-Left Using SimXL
Vandana S, Sampathkumar M Ballary, G.V.N.S Bhanu Suprabhath, Karthik Srinivasan - Samsung
Enhancing Perf/Watt in High Performance Cores: Glitch Optimization and Multi-Target Power Strategies using Fusion Compiler
Asheesh Singh Baghel, Ramnarayan Thukkaram, Ramakrishna Mandapati, Sudhakar Vadiraj Alur - Qualcomm
Beyond the Surface: Deep-Dive into 3DIC Extraction and STA Modeling
Lalit Arora, Harikrishnan Krishnan Namboodiri, Lisha Krishnan, Raghav Krishnakumar - Intel
PCIe Gen6 Performance Characterization Demystified
Sathish Kumar Sivakumar, Gaurav Agarwal, Akshata Nagabhushana, Vinayak Halemani - Meta