EDA
System
IP
SolvNetPlus
Training & Education
Complete Proceedings
A SolvNetPlus account is required to view and download all proceedings content. If you do not have a SolvNetPlus account and are a current customer register here.
SNUG Europe 2025 Best Presentation Award Winners
First Place
Improve Code-quality by Detecting “Ghost-circuits” in RTL-Designs not Found by Formal Tools
Jan Hayek, Jochen Neidhardt - Bosch Sensortec GmbH
Second Place
Consistently Accurate Power Estimation with PrimePower RTL
Esra Sahin Basaran, Shashibhushan Girish - Renesas Electronics
Third Place
Building Verification Environment for RISC-V Based SoCs Using Synopsys VIPs
Merve Eyuboglu, Murat Tokez, Ibrahim Mouamar Ali Ahmed , Melike Atay Karabalkan, Berna Ors - Electra IC
Technical Commitee Best Paper Award Winners
Best Paper
A Hierarchical CDC-RDC UPF Aware Verification Using VC-Spyglass
Jean-Christophe Brignone, Fabien Perret, Julian Massicot, Chiara Vercesi, Lionel Picandet, Kenan Kaplan – STMicroelectronics
Honorable Mention
Boosting 22FDX Design Efficiency Through FusionCompiler and RTL-Architect Enablement
Farid Labib, Ulrich Hensel, Juergen Dirks - GlobalFoundries