EDA
System
IP
SolvNetPlus
Training & Education
SNUG Europe 2024 Proceedings
Welcome Introduction by Shankar Krishnamoorthy
Shankar Krishnamoorthy, GM, Electronic Design Automation Group, Synopsys
Keynote by Marco Casale-Rossi
The Tangled Tree of Technology
Marco Casale-Rossi, Office of the CEO, Synopsys
2024 SNUG Europe Award Winners
1st Place
Multi Chip Simulation of Battery Management System with Synopsys Virtualizer Studio
Frank Poppen, Ralph Görgen, Manfred Thanner - NXP Semiconductors
2nd Place
End-to-End SDC Constraints Methodology: Earlier, Easier and more Accurate with Timing Constraints Manager
Xin An, Christian Heinrich, Yifang Wang - Infineon
3rd Place
Using Synopsys Machine Learning and AI Tools to Optimize PPA with Reduced Designer Effort
Caspar Röper, Thorsten Adler - Dream Chip Technologies
TCA
Showcasing Efficient Low-Power Techniques Using RISC-V CPU Cores with DC-NXT and ICC2 Using GF's 22FDX-PLUS Technology
Farid Labib, Stefan Block, Juergen Dirks, Fulvio Pugliese, Chaithra Kyathanahally Ramesh, Ulrich Hensel, Siva Kumar Anala, Falk Tischer, Toni Laaksonen, Joerg Winkler - GlobalFoundries
Ask Synopsys
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.