Verification Videos
Top Next-Gen PCIe Verification Challenges: Equalization, RX Margining, and Retimer
Leading edge design teams are starting to evaluate and consider the adoption of PCIe Gen4 and Gen 5 specifications. While providing up to 32 GT/s on a familiar bus, adoption is not without its verification challenges. This webinar will give a brief overview of the latest PCIe specifications and address the top verification issues encountered by early adopters. We will analyze how best to overcome challenges as they relate to Retimers, Equalization, and RX Margining.
Please complete the following form, then click the 'continue >>' button below.