Verification Datasheet Download

SpyGlass for FPGA Designs

With the growth in complexity of FPGA designs and higher integration of complex IP, it is becoming increasingly more difficult to verify these designs. Current analysis is limited by timing verification, functional simulation and a cumbersome manual review process. SpyGlass CDC and RDC provides a powerful, comprehensive solution for utilizing library models from different FPGA vendors, resulting in more efficient and accurate analysis

Please complete the following form then click 'continue >>' to complete the download.   Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Country:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required