Featured Speaker:
Presented at EE Times' The Road to Chiplet Scalability 2026, this session examines how IP, subsystem, and chiplet engagement models help accelerate development and improve first-silicon success. Using examples from AI accelerators, custom HBM architectures, and emerging physical AI applications, the presentation highlights strategies for reducing integration complexity and shifting validation earlier in the design cycle.
What You'll Learn: