Contact Sales
ansys.com
Synopsys and Ansys power the future of innovation—connecting silicon to systems.
EDA
System
IP
SolvNetPlus
Training & Education
Synopsys Hi-Speed USB 2.0 OTG PHY IP for 28FD-SOI Process Datasheet
The Synopsys USB 2.0 OTG PHY IP for the 28FD‑SOI process datasheet describes a low‑power, silicon‑proven physical‑layer solution that enables high‑speed USB connectivity in advanced mobile and consumer SoC designs. Supporting USB 2.0 High‑Speed operation with backward compatibility to Full‑Speed and Low‑Speed modes, this compact mixed‑signal PHY delivers small area, reduced power consumption, and robust signal performance for device, host, and On‑The‑Go applications implemented on 28FD‑SOI technology.
What You Will Learn:
- How a UTMI+ Level 3‑compliant USB 2.0 PHY supports device, host, and OTG operation within a single SoC
- How high‑speed (480 Mbps) operation with backward compatibility simplifies support for legacy USB peripherals
- How integrated battery‑charging detection and OTG features enable modern mobile and consumer applications
Download Now
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.