Contact Sales
ansys.com
Synopsys and Ansys power the future of innovation—connecting silicon to systems.
EDA
System
IP
SolvNetPlus
Training & Education
Synopsys Hi-Speed USB 2.0 On-The-Go PHY IP Datasheet
The Synopsys Hi‑Speed USB 2.0 On‑The‑Go (HS OTG) PHY datasheet details a complete, mixed‑signal physical‑layer IP that enables single‑chip USB 2.0 OTG connectivity in SoC designs. Supporting Dual‑Role Device (DRD) operation with full compliance to the UTMI+ Level 3 specification, this silicon‑proven PHY delivers Hi‑Speed (480 Mbps), Full‑Speed, and Low‑Speed USB operation while minimizing power, area, and integration complexity for cost‑sensitive OTG applications.
What You Will Learn:
- How a UTMI+ Level 3‑compliant PHY enables full USB 2.0 OTG Dual‑Role Device operation
- How on‑chip PLL, VBUS control, and SRP circuitry reduce external components and system cost
- How silicon‑proven HS OTG PHY IP reduces integration risk across mature CMOS nodes
Download Now
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.