Synopsys Foundation IP for SMIC 65LP Datasheet

The Synopsys Duet Embedded Memories and Logic Libraries for SMIC 65LL provide a comprehensive foundation IP solution for system‑on‑chip designs targeting the SMIC 65‑nanometer low‑leakage process. The Duet package combines standard cell libraries, embedded memory compilers, and integrated test and repair into a single, electrically and physically aligned portfolio. With silicon‑proven IP shipping in high‑volume production, designers can reduce risk while accelerating time‑to‑market for cost‑ and power‑sensitive SoCs.


What You Will Learn:

  • How a unified memory and logic portfolio simplifies SoC development
  • How Duet IP reduces integration and qualification risk
  • How embedded test and repair improve yield and manufacturability
 

Download Now

Ask BETA This experience is in beta mode. Please double check responses for accuracy.

End Chat

Closing this window clears your chat history and ends your session. Are you sure you want to end this chat?